Chameleon

Chameleon Commit Details

Date:2015-03-10 06:47:48 (9 years 1 month ago)
Author:ErmaC
Commit:2600
Parents: 2599
Message:Update Intel gfx cards IDs.
Changes:
M/trunk/i386/libsaio/gma.c
M/trunk/i386/libsaio/gma.h

File differences

trunk/i386/libsaio/gma.c
272272
273273
274274
275
276
277
278
279
280
281
282
283
275
276
277
278
279
280
281
282
283
284284
285285
286286
287287
288288
289
289
290290
291
292
291
292
293293
294
295
296
297
298
299
300
301
294
295
296
297
298
299
300
301
302302
303
304
305
306
307
303
304
305
306
307
308308
309309
310
311
312
313
314
315
310
311
312
313
314
315
316316
317317
318318
319
319
320320
321321
322322
......
324324
325325
326326
327
328
329
330
331
327332
328
333
329334
335
330336
331337
332338
333339
334340
335
341
336342
337343
338
344
339345
340346
341
342
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
343376
344377
345378
......
676709
677710
678711
712
679713
680714
681715
␉// 010E /* ??? */␊
␊
␉/* Ivy */␊
␉{GMA_IVYBRIDGE_M_GT1,␉␉HD_GRAPHICS_2500 },␊
␉{GMA_IVYBRIDGE_M_GT2,␉␉HD_GRAPHICS_4000 },␊
␉{GMA_IVYBRIDGE_D_GT1,␉␉HD_GRAPHICS_2500 },␊
␉{GMA_IVYBRIDGE_D_GT2,␉␉HD_GRAPHICS_4000 },␊
␉{GMA_IVYBRIDGE_S_GT1,␉␉HD_GRAPHICS },␊
␉{GMA_IVYBRIDGE_S_GT2,␉␉"HD Graphics P4000" },␊
␉{GMA_IVYBRIDGE_S_GT3,␉␉ HD_GRAPHICS },␉␉// 015e␊
␉{GMA_IVYBRIDGE_S_GT4,␉␉HD_GRAPHICS_2500 },␉// 0172 /* HD Graphics 2500 Mobile */␊
␉{GMA_IVYBRIDGE_S_GT5,␉␉HD_GRAPHICS_2500 },␉// 0176 /* HD Graphics 2500 Mobile */␊
␉{GMA_IVYBRIDGE_M_GT1,␉␉HD_GRAPHICS_2500 },␉/* 0156 */␊
␉{GMA_IVYBRIDGE_M_GT2,␉␉HD_GRAPHICS_4000 },␉/* 0166 */␊
␉{GMA_IVYBRIDGE_D_GT1,␉␉HD_GRAPHICS_2500 },␉/* 0152 */␊
␉{GMA_IVYBRIDGE_D_GT2,␉␉HD_GRAPHICS_4000 },␉/* 0162 */␊
␉{GMA_IVYBRIDGE_S_GT1,␉␉HD_GRAPHICS },␉␉/* 015a */␊
␉{GMA_IVYBRIDGE_S_GT2,␉␉"HD Graphics P4000" }, /* 016a */␊
␉{GMA_IVYBRIDGE_S_GT3,␉␉ HD_GRAPHICS },␉␉/* 015e */␊
␉{GMA_IVYBRIDGE_S_GT4,␉␉HD_GRAPHICS_2500 },␉/* 0172 */␊
␉{GMA_IVYBRIDGE_S_GT5,␉␉HD_GRAPHICS_2500 },␉/* 0176 */␊
␊
␉/* Haswell */␊
␉// 0090 /* ??? */␊
␉// 0091 /* ??? */␊
␉// 0092 /* ??? */␊
␉{GMA_HASWELL_D_GT1,␉␉HD_GRAPHICS },␊
␉{GMA_HASWELL_D_GT1,␉␉HD_GRAPHICS },␉␉/* 0422 */␊
␉{GMA_HASWELL_D_GT2,␉␉HD_GRAPHICS_4600 },␉/* 0412 */␊
␉{GMA_HASWELL_D_GT3,␉␉HD_GRAPHICS_5000 },␉/* ??? */␊
␉{GMA_HASWELL_M_GT1,␉␉HD_GRAPHICS },␊
␉{GMA_HASWELL_D_GT3,␉␉HD_GRAPHICS_5000 },␉/* 0422 */␊
␉{GMA_HASWELL_M_GT1,␉␉HD_GRAPHICS },␉␉/* 0426 */␊
␉{GMA_HASWELL_M_GT2,␉␉HD_GRAPHICS_4600 },␉/* 0416 */␊
␉{GMA_HASWELL_M_GT3,␉␉HD_GRAPHICS_5000 },␉/* ??? */␊
␉{GMA_HASWELL_S_GT1,␉␉HD_GRAPHICS },␊
␉{GMA_HASWELL_S_GT2,␉␉"HD Graphics P4600/P4700" },␊
␉{GMA_HASWELL_S_GT3,␉␉HD_GRAPHICS_5000 },␉/* ??? */␊
␉{GMA_HASWELL_B_GT1,␉␉HD_GRAPHICS },␉␉/* ??? */␊
␉{GMA_HASWELL_B_GT2,␉␉HD_GRAPHICS },␉␉/* ??? */␊
␉{GMA_HASWELL_B_GT3,␉␉HD_GRAPHICS },␉␉/* ??? */␊
␉{GMA_HASWELL_E_GT1,␉␉HD_GRAPHICS },␊
␉{GMA_HASWELL_M_GT3,␉␉HD_GRAPHICS_5000 },␉/* 0426 */␊
␉{GMA_HASWELL_S_GT1,␉␉HD_GRAPHICS },␉␉/* 040a */␊
␉{GMA_HASWELL_S_GT2,␉␉"HD Graphics P4600/P4700" }, /* 041a */␊
␉{GMA_HASWELL_S_GT3,␉␉HD_GRAPHICS_5000 },␉/* 042a */␊
␉{GMA_HASWELL_B_GT1,␉␉HD_GRAPHICS },␉␉/* 040b */␊
␉{GMA_HASWELL_B_GT2,␉␉HD_GRAPHICS },␉␉/* 041b */␊
␉{GMA_HASWELL_B_GT3,␉␉HD_GRAPHICS },␉␉/* 042b */␊
␉{GMA_HASWELL_E_GT1,␉␉HD_GRAPHICS },␉␉/* 040e */␊
␉{GMA_HASWELL_E_GT2,␉␉HD_GRAPHICS_4400 },␉/* 041e */␊
␉{GMA_HASWELL_E_GT3,␉␉HD_GRAPHICS },␉␉/* ??? */␊
␉{GMA_HASWELL_ULT_D_GT1,␉␉HD_GRAPHICS },␉␉/* ??? */␊
␉{GMA_HASWELL_ULT_D_GT2,␉␉HD_GRAPHICS },␉␉/* ??? */␊
␉{GMA_HASWELL_ULT_D_GT3,␉␉IRIS_5100 },␊
␉{GMA_HASWELL_ULT_M_GT1,␉␉HD_GRAPHICS },␊
␉{GMA_HASWELL_E_GT3,␉␉HD_GRAPHICS },␉␉/* 042e */␊
␉{GMA_HASWELL_ULT_D_GT1,␉␉HD_GRAPHICS },␉␉/* 0a02 */␊
␉{GMA_HASWELL_ULT_D_GT2,␉␉HD_GRAPHICS },␉␉/* 0a12 */␊
␉{GMA_HASWELL_ULT_D_GT3,␉␉IRIS_5100 },␉␉/* 0a22 */␊
␉{GMA_HASWELL_ULT_M_GT1,␉␉HD_GRAPHICS },␉␉/* 0a06 */␊
␉{GMA_HASWELL_ULT_M_GT2,␉␉HD_GRAPHICS_4400 },␉/* 0a16 */␊
␉{GMA_HASWELL_ULT_M_GT3,␉␉HD_GRAPHICS_5000 },␉/* 0a26 */␊
␉{GMA_HASWELL_ULT_S_GT1,␉␉HD_GRAPHICS },␉␉/* ??? */␊
␉{GMA_HASWELL_ULT_S_GT2,␉␉HD_GRAPHICS },␉␉/* ??? */␊
␉{GMA_HASWELL_ULT_S_GT3,␉␉IRIS_5100 },␊
␉{GMA_HASWELL_ULT_B_GT1,␉␉HD_GRAPHICS },␉␉/* ??? */␊
␉{GMA_HASWELL_ULT_B_GT2,␉␉HD_GRAPHICS },␉␉/* ??? */␊
␉{GMA_HASWELL_ULT_B_GT3,␉␉IRIS_5100 },␊
␉{GMA_HASWELL_ULT_S_GT1,␉␉HD_GRAPHICS },␉␉/* 0a0a */␊
␉{GMA_HASWELL_ULT_S_GT2,␉␉HD_GRAPHICS },␉␉/* 0a1a */␊
␉{GMA_HASWELL_ULT_S_GT3,␉␉IRIS_5100 },␉␉/* 0a2a */␊
␉{GMA_HASWELL_ULT_B_GT1,␉␉HD_GRAPHICS },␉␉/* 0a0b */␊
␉{GMA_HASWELL_ULT_B_GT2,␉␉HD_GRAPHICS },␉␉/* 0a1b */␊
␉{GMA_HASWELL_ULT_B_GT3,␉␉IRIS_5100 },␉␉/* 0a2b */␊
␉{GMA_HASWELL_ULT_E_GT1,␉␉HD_GRAPHICS_4400 },␉/* 0a0e */␊
␉{GMA_HASWELL_ULT_E_GT2,␉␉HD_GRAPHICS_4200 },␉/* 0a1e */␊
␉// 0A2A /* ??? */␊
␉{GMA_HASWELL_ULT_E_GT3,␉␉IRIS_5100 },␊
␉{GMA_HASWELL_ULT_E_GT3,␉␉IRIS_5100 },␉␉/* 0a2e */␊
␉{GMA_HASWELL_SDV_D_GT1_IG,␉HD_GRAPHICS },␉␉// 0C02 /* Intel Haswell HD Graphics - GTL */␊
␉// 0C04 /* DRAM Controller */␊
␉{GMA_HASWELL_SDV_M_GT1_IG,␉HD_GRAPHICS },␉␉// 0C06 /* Intel Haswell HD Graphics - GTL */␊
␉{GMA_HASWELL_SDV_M_GT2_IG,␉HD_GRAPHICS },␉␉// 0C16 /* Intel Haswell HD Graphics - GTH */␊
␉{GMA_HASWELL_SDV_D_GT2_PLUS_IG,␉HD_GRAPHICS },␉␉// 0C22 /* Intel Haswell HD Graphics - GTH */␊
␉{GMA_HASWELL_SDV_M_GT2_PLUS_IG,␉HD_GRAPHICS },␉␉// 0C26 /* Intel Haswell HD Graphics - GTH */␊
␊
//␉{GMA_HASWELL_SDV_S_GT1_IG,␉HD_GRAPHICS }, /* 0c0a */␊
//␉{GMA_HASWELL_SDV_S_GT2_IG,␉HD_GRAPHICS }, /* 0c1a */␊
//␉{GMA_HASWELL_SDV_S_GT2_PLUS_IG,␉HD_GRAPHICS }, /* 0c2a */␊
␊
␉{GMA_HASWELL_CRW_D_GT1,␉␉HD_GRAPHICS },␉␉/* 0d02 */␊
␉{GMA_HASWELL_CRW_D_GT2,␉␉HD_GRAPHICS_4600 },␊
␉{GMA_HASWELL_CRW_D_GT2,␉␉HD_GRAPHICS_4600 },␉/* 0d12 */␊
␉{GMA_HASWELL_CRW_D_GT3,␉␉IRIS_5200 },␉␉/* 0d22 */␊
//␉{GMA_HASWELL_CRW_D_GT2_PLUS_IG,␉␉HD_GRAPHICS },␉/* 0d32 */␊
␉{GMA_HASWELL_CRW_M_GT1,␉␉HD_GRAPHICS },␉␉/* 0d06 */␊
␉{GMA_HASWELL_CRW_M_GT2,␉␉HD_GRAPHICS_4600 },␉/* 0d16 */␊
␉{GMA_HASWELL_CRW_M_GT3,␉␉IRIS_5200 },␉␉/* 0d26 */␊
␉{GMA_HASWELL_CRW_S_GT1,␉␉HD_GRAPHICS },␉␉/* 0d0a */␊
␉{GMA_HASWELL_CRW_S_GT2,␉␉HD_GRAPHICS },␉␉/* 0d1a */␊
␉{GMA_HASWELL_CRW_S_GT3,␉␉IRIS_5200 },␊
␉{GMA_HASWELL_CRW_S_GT3,␉␉IRIS_5200 },␉␉/* 0d2a */␊
␉{GMA_HASWELL_CRW_B_GT1,␉␉HD_GRAPHICS },␉␉/* 0d0b */␊
␉{GMA_HASWELL_CRW_B_GT2,␉␉HD_GRAPHICS },␉␉/* 0d1b */␊
␉{GMA_HASWELL_CRW_B_GT3,␉␉IRIS_5200 },␊
␉{GMA_HASWELL_CRW_B_GT3,␉␉IRIS_5200 },␉␉/* 0d2b */␊
␉{GMA_HASWELL_CRW_E_GT1,␉␉HD_GRAPHICS },␉␉/* 0d0e */␊
␉{GMA_HASWELL_CRW_E_GT2,␉␉HD_GRAPHICS },␉␉/* od1e */␊
␉{GMA_HASWELL_CRW_E_GT3,␉␉IRIS_5200 },␊
␉{GMA_HASWELL_CRW_M_GT2_PLUS_IG,␉HD_GRAPHICS }␊
␉{GMA_HASWELL_CRW_E_GT3,␉␉IRIS_5200 },␉␉/* 0d2e */␊
␉{GMA_HASWELL_CRW_M_GT2_PLUS_IG,␉HD_GRAPHICS },␉␉/* 0d36 */␊
␉{GMA_HASWELL_CRW_S_GT2_PLUS_IG,␉HD_GRAPHICS },␉␉/* 0d3a */␊
␊
␉/* Brodwell */␊
␉{GMA_BRODWELL_BDW_1602,␉␉HD_GRAPHICS },␉␉/* 1602 */␊
␉{GMA_BRODWELL_BDW_U_GT1,␉HD_GRAPHICS },␉␉/* 1606 */␊
␉{GMA_BRODWELL_BDW_160B,␉␉HD_GRAPHICS },␉␉/* 160b */␊
␉{GMA_BRODWELL_BDW_160A,␉␉HD_GRAPHICS },␉␉/* 160a */␊
␉{GMA_BRODWELL_BDW_160D,␉␉HD_GRAPHICS },␉␉/* 160d */␊
␉{GMA_BRODWELL_BDW_160E,␉␉HD_GRAPHICS },␉␉/* 160e */␊
␉{GMA_BRODWELL_BDW_1612,␉␉HD_GRAPHICS_5600},␉/* 1612 */␊
␉{GMA_BRODWELL_BDW_U_GT2,␉HD_GRAPHICS_5500 },␉/* 1616 */␊
␉{GMA_BRODWELL_BDW_161B,␉␉HD_GRAPHICS },␉␉/* 161b */␊
␉{GMA_BRODWELL_BDW_161A,␉␉HD_GRAPHICS },␉␉/* 161a */␊
␉{GMA_BRODWELL_BDW_161D,␉␉HD_GRAPHICS },␉␉/* 161d */␊
␉{GMA_BRODWELL_BDW_Y_GT2,␉HD_GRAPHICS_5300 },␉/* 161e */␊
␉{GMA_BRODWELL_BDW_1622,␉␉IRIS_6200},␉␉/* 1622 */␊
␉{GMA_BRODWELL_BDW_U_GT3,␉HD_GRAPHICS_6000 },␉/* 1626 */␊
␉{GMA_BRODWELL_BDW_162A,␉␉IRIS_6300},␉␉/* 162a */␊
␉{GMA_BRODWELL_BDW_U_GT3_2,␉IRIS_6100 },␉␉/* 162b */␊
␉{GMA_BRODWELL_BDW_162D,␉␉HD_GRAPHICS },␉␉/* 162d */␊
␉{GMA_BRODWELL_BDW_162E,␉␉HD_GRAPHICS },␉␉/* 162e */␊
␉{GMA_BRODWELL_BDW_1632,␉␉HD_GRAPHICS },␉␉/* 1632 */␊
␉{GMA_BRODWELL_BDW_1636,␉␉HD_GRAPHICS },␉␉/* 1636 */␊
␉{GMA_BRODWELL_BDW_163B,␉␉HD_GRAPHICS },␉␉/* 163b */␊
␉{GMA_BRODWELL_BDW_163A,␉␉HD_GRAPHICS },␉␉/* 163a */␊
␉{GMA_BRODWELL_BDW_163D,␉␉HD_GRAPHICS },␉␉/* 163d */␊
␉{GMA_BRODWELL_BDW_163E,␉␉HD_GRAPHICS }␉␉/* 163e */␊
};␊
␊
#define GFX_DEVICES_LEN (sizeof(intel_gfx_chipsets) / sizeof(intel_gfx_chipsets[0]))␊
␉␉case GMA_HASWELL_CRW_E_GT2: // 0d1e␊
␉␉case GMA_HASWELL_CRW_E_GT3: // 0d2e␊
␉␉case GMA_HASWELL_CRW_M_GT2_PLUS_IG: // 0d36␊
␉␉case GMA_HASWELL_CRW_S_GT2_PLUS_IG: // 0d3a␊
␊
␉␉␉if (getValueForKey(kAAPLCustomIG, &value, &len, &bootInfo->chameleonConfig) && len == AAPL_LEN_HSW * 2)␊
␉␉␉{␊
trunk/i386/libsaio/gma.h
7070
7171
7272
73
74
75
73
74
75
7676
7777
7878
......
9595
9696
9797
98
99
100
98
99
100
101101
102102
103
103
104104
105105
106106
......
170170
171171
172172
173
174
173175
174
176
177
178
179
180
181
182
175183
176184
177185
......
240248
241249
242250
243
251
244252
245
246
247
248
249
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
250278
251
252
253
254
255
256
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
257302
258303
259304
#define HD_GRAPHICS_5500 "HD Graphics 5500"␊
#define HD_GRAPHICS_5600 "HD Graphics 5600"␊
#define HD_GRAPHICS_6000 "HD Graphics 6000"␊
#define IRIS_6100 "Iris(TM) Pro Graphics 6100"␊
#define IRIS_6200 "Iris(TM) Pro Graphics 6200"␊
#define IRIS_6300 "Iris(TM) Pro Graphics 6300P"␊
#define IRIS_6100 "Iris graphics 6100"␊
#define IRIS_6200 "Iris Pro Graphics 6200"␊
#define IRIS_6300 "Iris Pro Graphics P6300"␊
#define INTEL_VENDORID␉␉0x8086␊
␊
/* http://cgit.freedesktop.org/xorg/driver/xf86-video-intel/tree/src/intel_driver.h */␊
#define GMA_I915_GM GFX_MODEL_CONSTRUCT(INTEL, 0x2592) // GMA 915␊
#define GMA_E7221_G GFX_MODEL_CONSTRUCT(INTEL, 0x258A)␊
#define GMA_I945_G GFX_MODEL_CONSTRUCT(INTEL, 0x2772) // Desktop GMA950␊
//#define GMA_82945G GFX_MODEL_CONSTRUCT(INTEL, 2776) // Desktop GMA950␊
//#define GMA_82915G GFX_MODEL_CONSTRUCT(INTEL, 2782) // GMA 915␊
//#define GMA_038000 GFX_MODEL_CONSTRUCT(INTEL, 2792) // Mobile GMA915␊
//#define GMA_82945G GFX_MODEL_CONSTRUCT(INTEL, 0x2776) // Desktop GMA950␊
//#define GMA_82915G GFX_MODEL_CONSTRUCT(INTEL, 0x2782) // GMA 915␊
//#define GMA_038000 GFX_MODEL_CONSTRUCT(INTEL, 0x2792) // Mobile GMA915␊
#define GMA_I945_GM GFX_MODEL_CONSTRUCT(INTEL, 0x27A2) // Mobile GMA950␊
#define GMA_I945_GME GFX_MODEL_CONSTRUCT(INTEL, 0x27AE) // Mobile GMA950␊
//#define GMA_945GM GFX_MODEL_CONSTRUCT(INTEL, 27A6) // Mobile GMA950␊
//#define GMA_945GM GFX_MODEL_CONSTRUCT(INTEL, 0x27A6) // Mobile GMA950␊
//#define GMA_PINEVIEW_M_HB GFX_MODEL_CONSTRUCT(INTEL, 0xA010)␊
#define GMA_PINEVIEW_M GFX_MODEL_CONSTRUCT(INTEL, 0xA011) // Mobile GMA3150␊
#define GMA_GMA3150_M GFX_MODEL_CONSTRUCT(INTEL, 0xA012) // Mobile GMA3150␊
#define GMA_IVYBRIDGE_S_GT5 GFX_MODEL_CONSTRUCT(INTEL, 0x0176) // HD Graphics 2500 Mobile // 3rd Gen Core processor Graphics Controller␊
/* ==================================== */␊
␊
/* ====== Valleyview (Baytail) ======= */␊
␊
//#define GMA_VALLEYVIEW_HB GFX_MODEL_CONSTRUCT(INTEL, 0x0F00) /* VLV1 */␊
//#define GMA_VALLEYVIEW_IG GFX_MODEL_CONSTRUCT(INTEL, 0x0F30)␊
//#define GMA_VALLEYVIEW_IG GFX_MODEL_CONSTRUCT(INTEL, 0x0F30) /* "HD Graphics" */␊
//#define GMA_VALLEYVIEW_?? GFX_MODEL_CONSTRUCT(INTEL, 0x0F31) /* "HD Graphics" */␊
//#define GMA_VALLEYVIEW_?? GFX_MODEL_CONSTRUCT(INTEL, 0x0F32) /* "HD Graphics" */␊
//#define GMA_VALLEYVIEW_?? GFX_MODEL_CONSTRUCT(INTEL, 0x0F33) /* "HD Graphics" */␊
//#define GMA_VALLEYVIEW_?? GFX_MODEL_CONSTRUCT(INTEL, 0x0155) /* "HD Graphics" */␊
//#define GMA_VALLEYVIEW_?? GFX_MODEL_CONSTRUCT(INTEL, 0x0157) /* "HD Graphics" */␊
/* ==================================== */␊
␊
/* ============ Haswell =============== */␊
// 0090 // AppleIntelHD5000Graphics.kext␊
#define GMA_HASWELL_CRW_E_GT2 GFX_MODEL_CONSTRUCT(INTEL, 0x0D1E)␊
#define GMA_HASWELL_CRW_E_GT3 GFX_MODEL_CONSTRUCT(INTEL, 0x0D2E)␊
#define GMA_HASWELL_CRW_M_GT2_PLUS_IG GFX_MODEL_CONSTRUCT(INTEL, 0x0D36)␊
//#define GMA_HASWELL_CRW_S_GT2_PLUS_IG GFX_MODEL_CONSTRUCT(INTEL, 0x0D3A)␊
#define GMA_HASWELL_CRW_S_GT2_PLUS_IG GFX_MODEL_CONSTRUCT(INTEL, 0x0D3A)␊
␊
#define GMA_BRODWELLL_BDW_U_GT1 GFX_MODEL_CONSTRUCT(INTEL, 0x1606) // BDW U GT1␊
#define GMA_BRODWELLL_BDW_U_GT2 GFX_MODEL_CONSTRUCT(INTEL, 0x1616) // BDW U GT2 Intel(R) HD Graphics 5500 Drivers␊
#define GMA_BRODWELLL_BDW_U_GT3 GFX_MODEL_CONSTRUCT(INTEL, 0x1626) // BDW U GT3 15W Intel(R) HD Graphics 6000 Drivers␊
#define GMA_BRODWELLL_BDW_U_GT3_2 GFX_MODEL_CONSTRUCT(INTEL, 0x162B) // BDW U GT3 28W Intel(R) Iris(TM) Pro Graphics 6100 Drivers␊
#define GMA_BRODWELLL_BDW_Y_GT2 GFX_MODEL_CONSTRUCT(INTEL, 0x161E) // BDW Y GT2 Intel(R) HD Graphics 5300 Drivers␊
/* Brodwell */␊
#define GMA_BRODWELL_BDW_1602 GFX_MODEL_CONSTRUCT(INTEL, 0x1602) //␊
#define GMA_BRODWELL_BDW_U_GT1 GFX_MODEL_CONSTRUCT(INTEL, 0x1606) // BDW U GT1␊
#define GMA_BRODWELL_BDW_160A GFX_MODEL_CONSTRUCT(INTEL, 0x160A) //␊
#define GMA_BRODWELL_BDW_160B GFX_MODEL_CONSTRUCT(INTEL, 0x160B) //␊
#define GMA_BRODWELL_BDW_160D GFX_MODEL_CONSTRUCT(INTEL, 0x160D) //␊
#define GMA_BRODWELL_BDW_160E GFX_MODEL_CONSTRUCT(INTEL, 0x160E) //␊
#define GMA_BRODWELL_BDW_1612 GFX_MODEL_CONSTRUCT(INTEL, 0x1612) //␊
#define GMA_BRODWELL_BDW_U_GT2 GFX_MODEL_CONSTRUCT(INTEL, 0x1616) // BDW U GT2 Intel(R) HD Graphics 5500 Drivers␊
#define GMA_BRODWELL_BDW_161B GFX_MODEL_CONSTRUCT(INTEL, 0x161B) //␊
#define GMA_BRODWELL_BDW_161A GFX_MODEL_CONSTRUCT(INTEL, 0x161A) //␊
#define GMA_BRODWELL_BDW_161D GFX_MODEL_CONSTRUCT(INTEL, 0x161D) //␊
#define GMA_BRODWELL_BDW_Y_GT2 GFX_MODEL_CONSTRUCT(INTEL, 0x161E) // BDW Y GT2 Intel(R) HD Graphics 5300 Drivers␊
#define GMA_BRODWELL_BDW_1622 GFX_MODEL_CONSTRUCT(INTEL, 0x1622) //␊
#define GMA_BRODWELL_BDW_162A GFX_MODEL_CONSTRUCT(INTEL, 0x162A) //␊
#define GMA_BRODWELL_BDW_U_GT3 GFX_MODEL_CONSTRUCT(INTEL, 0x1626) // BDW U GT3 15W Intel(R) HD Graphics 6000 Drivers␊
#define GMA_BRODWELL_BDW_U_GT3_2 GFX_MODEL_CONSTRUCT(INTEL, 0x162B) // BDW U GT3 28W Intel(R) Iris(TM) Pro Graphics 6100 Drivers␊
#define GMA_BRODWELL_BDW_162D GFX_MODEL_CONSTRUCT(INTEL, 0x162D) //␊
#define GMA_BRODWELL_BDW_162E GFX_MODEL_CONSTRUCT(INTEL, 0x162E) //␊
#define GMA_BRODWELL_BDW_1632 GFX_MODEL_CONSTRUCT(INTEL, 0x1632) //␊
#define GMA_BRODWELL_BDW_1636 GFX_MODEL_CONSTRUCT(INTEL, 0x1636) //␊
#define GMA_BRODWELL_BDW_163A GFX_MODEL_CONSTRUCT(INTEL, 0x163A) //␊
#define GMA_BRODWELL_BDW_163B GFX_MODEL_CONSTRUCT(INTEL, 0x163B) //␊
#define GMA_BRODWELL_BDW_163D GFX_MODEL_CONSTRUCT(INTEL, 0x163D) //␊
#define GMA_BRODWELL_BDW_163E GFX_MODEL_CONSTRUCT(INTEL, 0x163E) //␊
␊
// 0x1602␉Intel(R) HD Graphics Drivers␊
// 0x160e␉Intel(R) HD Graphics Drivers␊
// 0x1612␉Intel(R) HD Graphics 5600 Drivers␊
// 0x1622␉Intel(R) Iris(TM) Pro Graphics 6200 Drivers␊
// 0x162a␉Intel(R) Iris(TM) Pro Graphics 6300P Drivers␊
// 0x162b␉Intel(R) Iris(TM) Pro Graphics 6100 Drivers␊
/*␊
https://fossies.org/linux/MesaLib/include/pci_ids/i965_pci_ids.h␊
CHIPSET(0x1602, bdw_gt1, "Intel(R) Broadwell GT1")␊
CHIPSET(0x1606, bdw_gt1, "Intel(R) Broadwell GT1")␊
CHIPSET(0x160A, bdw_gt1, "Intel(R) Broadwell GT1")␊
CHIPSET(0x160B, bdw_gt1, "Intel(R) Broadwell GT1")␊
CHIPSET(0x160D, bdw_gt1, "Intel(R) Broadwell GT1")␊
CHIPSET(0x160E, bdw_gt1, "Intel(R) Broadwell GT1")␊
␊
CHIPSET(0x1612, bdw_gt2, "Intel(R) HD Graphics 5600 (Broadwell GT2)")␊
CHIPSET(0x1616, bdw_gt2, "Intel(R) HD Graphics 5500 (Broadwell GT2)")␊
CHIPSET(0x161A, bdw_gt2, "Intel(R) Broadwell GT2")␊
CHIPSET(0x161B, bdw_gt2, "Intel(R) Broadwell GT2")␊
CHIPSET(0x161D, bdw_gt2, "Intel(R) Broadwell GT2")␊
CHIPSET(0x161E, bdw_gt2, "Intel(R) HD Graphics 5300 (Broadwell GT2)")␊
␊
CHIPSET(0x1622, bdw_gt3, "Intel(R) Iris Pro 6200 (Broadwell GT3e)")␊
CHIPSET(0x1626, bdw_gt3, "Intel(R) HD Graphics 6000 (Broadwell GT3)")␊
CHIPSET(0x162A, bdw_gt3, "Intel(R) Iris Pro P6300 (Broadwell GT3e)")␊
CHIPSET(0x162B, bdw_gt3, "Intel(R) Iris 6100 (Broadwell GT3)")␊
CHIPSET(0x162D, bdw_gt3, "Intel(R) Broadwell GT3")␊
CHIPSET(0x162E, bdw_gt3, "Intel(R) Broadwell GT3")␊
*/␊
// 0x0bd0␉Intel Broadwell HD Graphics HAS GT0 Drivers␊
// 0x0bd1␉Intel Broadwell HD Graphics HAS GT1 Drivers␊
// 0x0bd2␉Intel Broadwell HD Graphics HAS GT2 Drivers␊

Archive Download the corresponding diff file

Revision: 2600