Chameleon

Chameleon Commit Details

Date:2015-10-17 14:41:27 (3 years 9 months ago)
Author:ErmaC
Commit:2776
Parents: 2775
Message:Add new device data for Intel gfx (Skylake), typo and indent.
Changes:
M/branches/ErmaC/Enoch/i386/libsaio/gma.c
M/branches/ErmaC/Enoch/i386/libsaio/gma.h

File differences

branches/ErmaC/Enoch/i386/libsaio/gma.c
415415
416416
417417
418
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
419441
420442
421443
{GMA_BROADWELL_BDW_163B,HD_GRAPHICS },/* 163b */
{GMA_BROADWELL_BDW_163A,HD_GRAPHICS },/* 163a */
{GMA_BROADWELL_BDW_163D,HD_GRAPHICS },/* 163d */
{GMA_BROADWELL_BDW_163E,HD_GRAPHICS }/* 163e */
{GMA_BROADWELL_BDW_163E,HD_GRAPHICS },/* 163e */
/* Skylake */
{GMA_SKYLAKE_ULT_GT1,HD_GRAPHICS_510 },/* 1906 */
{GMA_SKYLAKE_ULT_GT15,HD_GRAPHICS_510 },/* 1913 */
{GMA_SKYLAKE_ULT_GT2,HD_GRAPHICS_520 },/* 1916 */
{GMA_SKYLAKE_ULX_GT1,HD_GRAPHICS },/* 190E */
{GMA_SKYLAKE_ULX_GT2,HD_GRAPHICS_515 },/* 191E */
{GMA_SKYLAKE_DT_GT2,HD_GRAPHICS_530 },/* 1912 */
{GMA_SKYLAKE_1921,HD_GRAPHICS_520 },/* 1921 */
{GMA_SKYLAKE_ULT_GT3_E,IRIS_540 },/* 1926 */
{GMA_SKYLAKE_ULT_GT3,HD_GRAPHICS_535 },/* 1923 */
{GMA_SKYLAKE_ULT_GT3_28W,HD_GRAPHICS_550 },/* 1927 */
{GMA_SKYLAKE_DT_GT15,HD_GRAPHICS_530 },/* 1917 */
{GMA_SKYLAKE_DT_GT1,HD_GRAPHICS_510 },/* 1902 */
{GMA_SKYLAKE_DT_GT4,IRIS_570_580 },/* 1932 */
{GMA_SKYLAKE_GT4,IRIS_580 },/* 193B */
{GMA_SKYLAKE_GT3_FE,IRIS },/* 192B */
{GMA_SKYLAKE_GT2,HD_GRAPHICS_530 },/* 191B */
{GMA_SKYLAKE_192A,IRIS_P580 },/* 192A */
{GMA_SKYLAKE_SRW_GT4,IRIS_P580 },/* 193A */
{GMA_SKYLAKE_WS_GT2,HD_GRAPHICS_P530 },/* 191D */
{GMA_SKYLAKE_WS_GT4,IRIS_P580 }/* 193D */
};
#define GFX_DEVICES_LEN (sizeof(intel_gfx_chipsets) / sizeof(intel_gfx_chipsets[0]))
branches/ErmaC/Enoch/i386/libsaio/gma.h
7474
7575
7676
77
78
79
80
81
82
83
84
85
86
87
88
7789
7890
7991
......
8496
8597
8698
99
100
101
102
103
87104
105
106
88107
89108
90109
......
171190
172191
173192
174
193
175194
176
177
178
179
180
181
182
195
196
197
198
199
200
201
183202
184203
185204
......
283302
284303
285304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
286327
287328
288329
#define IRIS_6100 "Iris Graphics 6100"
#define IRIS_6200 "Iris Pro Graphics 6200"
#define IRIS_6300 "Iris Pro Graphics P6300"
#define HD_GRAPHICS_510 "HD Graphics 510"
#define HD_GRAPHICS_515 "HD Graphics 515"
#define HD_GRAPHICS_520 "HD Graphics 520"
#define HD_GRAPHICS_P530 "HD Graphics P530"
#define HD_GRAPHICS_530 "HD Graphics 530"
#define HD_GRAPHICS_535 "HD Graphics 535"
#define HD_GRAPHICS_550 "HD Graphics 550"
#define IRIS_540 "Iris(TM) Graphics 540"
#define IRIS_570_580 "Iris(TM) Pro Graphics 570/580"
#define IRIS_580 "Iris(TM) Pro Graphics 580"
#define IRIS "Iris(TM) Graphics"
#define IRIS_P580 "Iris(TM) Pro Graphics P580"
#define INTEL_VENDORID PCI_VENDOR_ID_INTEL
/* http://cgit.freedesktop.org/xorg/driver/xf86-video-intel/tree/src/intel_driver.h */
#define GMA_I810_E GFX_MODEL_CONSTRUCT(INTEL, 0x7125)
#define GMA_I815 GFX_MODEL_CONSTRUCT(INTEL, 0x1132)
/* ==================================== */
// Cherryview (Braswell, Cherry Trail)
// #define GMA_ GFX_MODEL_CONSTRUCT(INTEL, 0x22B0) // Intel(R) HD Graphics
// #define GMA_ GFX_MODEL_CONSTRUCT(INTEL, 0x22B1) // Intel(R) HD Graphics
// #define GMA_ GFX_MODEL_CONSTRUCT(INTEL, 0x22B2) // Intel(R) HD Graphics
// #define GMA_ GFX_MODEL_CONSTRUCT(INTEL, 0x22B3) // Intel(R) HD Graphics
/* ==================================== */
#define GMA_I830_M GFX_MODEL_CONSTRUCT(INTEL, 0x3577)
#define GMA_845_G GFX_MODEL_CONSTRUCT(INTEL, 0x2562)
#define GMA_I854 GFX_MODEL_CONSTRUCT(INTEL, 0x358E)
#define GMA_IVYBRIDGE_S_GT5 GFX_MODEL_CONSTRUCT(INTEL, 0x0176) // HD Graphics 2500 Mobile // 3rd Gen Core processor Graphics Controller
/* ==================================== */
/* ====== Valleyview (Baytail) ======= */
/* ====== Valleyview (Bay Trail) ======= */
//#define GMA_VALLEYVIEW_HB GFX_MODEL_CONSTRUCT(INTEL, 0x0F00) /* VLV1 */
//#define GMA_VALLEYVIEW_IG GFX_MODEL_CONSTRUCT(INTEL, 0x0F30) /* "HD Graphics" */
//#define GMA_VALLEYVIEW_?? GFX_MODEL_CONSTRUCT(INTEL, 0x0F31) /* "HD Graphics" */
//#define GMA_VALLEYVIEW_?? GFX_MODEL_CONSTRUCT(INTEL, 0x0F32) /* "HD Graphics" */
//#define GMA_VALLEYVIEW_?? GFX_MODEL_CONSTRUCT(INTEL, 0x0F33) /* "HD Graphics" */
//#define GMA_VALLEYVIEW_?? GFX_MODEL_CONSTRUCT(INTEL, 0x0155) /* "HD Graphics" */
//#define GMA_VALLEYVIEW_?? GFX_MODEL_CONSTRUCT(INTEL, 0x0157) /* "HD Graphics" */
//#define GMA_VALLEYVIEW_0F00 GFX_MODEL_CONSTRUCT(INTEL, 0x0F00) /* VLV1 */
//#define GMA_VALLEYVIEW_0F30 GFX_MODEL_CONSTRUCT(INTEL, 0x0F30) /* "HD Graphics" */
//#define GMA_VALLEYVIEW_0F31 GFX_MODEL_CONSTRUCT(INTEL, 0x0F31) /* "HD Graphics" */
//#define GMA_VALLEYVIEW_0F32 GFX_MODEL_CONSTRUCT(INTEL, 0x0F32) /* "HD Graphics" */
//#define GMA_VALLEYVIEW_0F33 GFX_MODEL_CONSTRUCT(INTEL, 0x0F33) /* "HD Graphics" */
//#define GMA_VALLEYVIEW_0155 GFX_MODEL_CONSTRUCT(INTEL, 0x0155) /* "HD Graphics" */
//#define GMA_VALLEYVIEW_0157 GFX_MODEL_CONSTRUCT(INTEL, 0x0157) /* "HD Graphics" */
/* ==================================== */
/* ============ Haswell =============== */
#define GMA_BROADWELL_BDW_163D GFX_MODEL_CONSTRUCT(INTEL, 0x163D) // Broadwell-U Integrated Graphics // AppleIntelBDWGraphics.kext
#define GMA_BROADWELL_BDW_163E GFX_MODEL_CONSTRUCT(INTEL, 0x163E) // Broadwell-U Integrated Graphics // AppleIntelBDWGraphics.kext
/* Skylake */
#define GMA_SKYLAKE_ULT_GT1GFX_MODEL_CONSTRUCT(INTEL, 0x1906) // Intel(R) HD Graphics 510
#define GMA_SKYLAKE_ULT_GT15GFX_MODEL_CONSTRUCT(INTEL, 0x1913) // Intel(R) HD Graphics 510
#define GMA_SKYLAKE_ULT_GT2GFX_MODEL_CONSTRUCT(INTEL, 0x1916) // Intel(R) HD Graphics 520
#define GMA_SKYLAKE_ULX_GT1GFX_MODEL_CONSTRUCT(INTEL, 0x190E) // Intel(R) HD Graphics
#define GMA_SKYLAKE_ULX_GT2GFX_MODEL_CONSTRUCT(INTEL, 0x191E) // Intel(R) HD Graphics 515
#define GMA_SKYLAKE_DT_GT2GFX_MODEL_CONSTRUCT(INTEL, 0x1912) // Intel(R) HD Graphics 530
#define GMA_SKYLAKE_1921GFX_MODEL_CONSTRUCT(INTEL, 0x1921) // Intel(R) HD Graphics 520
#define GMA_SKYLAKE_ULT_GT3_EGFX_MODEL_CONSTRUCT(INTEL, 0x1926) // Intel(R) Iris(TM) Graphics 540
#define GMA_SKYLAKE_ULT_GT3GFX_MODEL_CONSTRUCT(INTEL, 0x1923) // Intel(R) HD Graphics 535
#define GMA_SKYLAKE_ULT_GT3_28WGFX_MODEL_CONSTRUCT(INTEL, 0x1927) // Intel(R) Iris(TM) Graphics 550
#define GMA_SKYLAKE_DT_GT15GFX_MODEL_CONSTRUCT(INTEL, 0x1917) // Intel(R) HD Graphics 530
#define GMA_SKYLAKE_DT_GT1GFX_MODEL_CONSTRUCT(INTEL, 0x1902) // Intel(R) HD Graphics 510
#define GMA_SKYLAKE_DT_GT4GFX_MODEL_CONSTRUCT(INTEL, 0x1932) // Intel(R) Iris(TM) Pro Graphics 570/580
#define GMA_SKYLAKE_GT4GFX_MODEL_CONSTRUCT(INTEL, 0x193B) // Intel(R) Iris(TM) Pro Graphics 580
#define GMA_SKYLAKE_GT3_FEGFX_MODEL_CONSTRUCT(INTEL, 0x192B) // Intel(R) Iris(TM) Graphics
#define GMA_SKYLAKE_GT2GFX_MODEL_CONSTRUCT(INTEL, 0x191B) // Intel(R) HD Graphics 530
#define GMA_SKYLAKE_192AGFX_MODEL_CONSTRUCT(INTEL, 0x192A) // Intel(R) Iris(TM) Pro Graphics P580
#define GMA_SKYLAKE_SRW_GT4GFX_MODEL_CONSTRUCT(INTEL, 0x193A) // Intel(R) Iris(TM) Pro Graphics P580
#define GMA_SKYLAKE_WS_GT2GFX_MODEL_CONSTRUCT(INTEL, 0x191D) // Intel(R) HD Graphics P530
#define GMA_SKYLAKE_WS_GT4GFX_MODEL_CONSTRUCT(INTEL, 0x193D) // Intel(R) Iris(TM) Pro Graphics P580
/* END */
#endif /* !__LIBSAIO_GMA_H */

Archive Download the corresponding diff file

Revision: 2776