Chameleon

Chameleon Svn Source Tree

Root/branches/slice/trunkM/i386/libsaio/nvidia.c

1/*␊
2 *␉NVidia injector␊
3 *␊
4 *␉Copyright (C) 2009␉Jasmin Fazlic, iNDi␊
5 *␊
6 *␉NVidia injector is free software: you can redistribute it and/or modify␊
7 *␉it under the terms of the GNU General Public License as published by␊
8 *␉the Free Software Foundation, either version 3 of the License, or␊
9 *␉(at your option) any later version.␊
10 *␊
11 *␉NVidia driver and injector is distributed in the hope that it will be useful,␊
12 *␉but WITHOUT ANY WARRANTY; without even the implied warranty of␊
13 *␉MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the␊
14 *␉GNU General Public License for more details.␊
15 *␊
16 *␉You should have received a copy of the GNU General Public License␊
17 *␉along with NVidia injector.␉ If not, see <http://www.gnu.org/licenses/>.␊
18 */ ␊
19/*␊
20 * Alternatively you can choose to comply with APSL␊
21 */␊
22 ␊
23 ␊
24/*␊
25 * DCB-Table parsing is based on software (nouveau driver) originally distributed under following license:␊
26 *␊
27 *␊
28 * Copyright 2005-2006 Erik Waling␊
29 * Copyright 2006 Stephane Marchesin␊
30 * Copyright 2007-2009 Stuart Bennett␊
31 *␊
32 * Permission is hereby granted, free of charge, to any person obtaining a␊
33 * copy of this software and associated documentation files (the "Software"),␊
34 * to deal in the Software without restriction, including without limitation␊
35 * the rights to use, copy, modify, merge, publish, distribute, sublicense,␊
36 * and/or sell copies of the Software, and to permit persons to whom the␊
37 * Software is furnished to do so, subject to the following conditions:␊
38 *␊
39 * The above copyright notice and this permission notice shall be included in␊
40 * all copies or substantial portions of the Software.␊
41 *␊
42 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR␊
43 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,␊
44 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL␊
45 * THE AUTHORS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,␊
46 * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF␊
47 * OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE␊
48 * SOFTWARE.␊
49 */␊
50␊
51#include "boot.h"␊
52#include "bootstruct.h"␊
53#include "pci.h"␊
54#include "platform.h"␊
55#include "device_inject.h"␊
56#include "nvidia.h"␊
57␊
58#ifndef DEBUG_NVIDIA␊
59#define DEBUG_NVIDIA 0␊
60#endif␊
61␊
62#if DEBUG_NVIDIA␊
63#define DBG(x...)␉verbose(x)␊
64#else␊
65#define DBG(x...)␊
66#endif␊
67␊
68#define NVIDIA_ROM_SIZE␉␉␉␉0x10000␊
69#define PATCH_ROM_SUCCESS␉␉␉1␊
70#define PATCH_ROM_SUCCESS_HAS_LVDS␉2␊
71#define PATCH_ROM_FAILED␉␉␉0␊
72#define MAX_NUM_DCB_ENTRIES␉␉␉16␊
73#define TYPE_GROUPED␉␉␉␉0xff␊
74␊
75extern uint32_t devices_number;␊
76␊
77const char *nvidia_compatible_0[]␉=␉{ "@0,compatible",␉"NVDA,NVMac"␉ };␊
78const char *nvidia_compatible_1[]␉=␉{ "@1,compatible",␉"NVDA,NVMac"␉ };␊
79const char *nvidia_device_type_0[]␉=␉{ "@0,device_type", "display"␉␉ };␊
80const char *nvidia_device_type_1[]␉=␉{ "@1,device_type", "display"␉␉ };␊
81const char *nvidia_device_type[]␉=␉{ "device_type",␉"NVDA,Parent"␉ };␊
82const char *nvidia_name_0[]␉␉␉=␉{ "@0,name",␉␉"NVDA,Display-A" };␊
83const char *nvidia_name_1[]␉␉␉=␉{ "@1,name",␉␉"NVDA,Display-B" };␊
84const char *nvidia_slot_name[]␉␉=␉{ "AAPL,slot-name", "Slot-1"␉␉ };␊
85␊
86static uint8_t default_NVCAP[]= {␊
87␉0x04, 0x00, 0x00, 0x00, 0x00, 0x00, 0x0d, 0x00,␊
88␉0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x0a,␊
89␉0x00, 0x00, 0x00, 0x00␊
90};␊
91␊
92#define NVCAP_LEN ( sizeof(default_NVCAP) / sizeof(uint8_t) )␊
93␊
94static uint8_t default_dcfg_0[]= {0x03, 0x01, 0x03, 0x00};␊
95static uint8_t default_dcfg_1[]= {0xff, 0xff, 0x00, 0x01};␊
96␊
97#define DCFG0_LEN ( sizeof(default_dcfg_0) / sizeof(uint8_t) )␊
98#define DCFG1_LEN ( sizeof(default_dcfg_1) / sizeof(uint8_t) )␊
99␊
100static uint8_t default_NVPM[]= {␊
101␉0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,␊
102␉0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,␊
103␉0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,␊
104␉0x00, 0x00, 0x00, 0x00␊
105};␊
106␊
107#define NVPM_LEN ( sizeof(default_NVPM) / sizeof(uint8_t) )␊
108␊
109static struct nv_chipsets_t NVKnownChipsets[] = {␊
110␉{ 0x00000000, "Unknown" },␊
111// temporary placement␊
112␉{ 0x10DE0DF4, "GeForce GT 450M" }, //Azi + issue #99␊
113␉{ 0x10DE1251, "GeForce GTX 560M" }, // Asus G74SX␊
114//========================================␊
115␉// 0040 - 004F␉␊
116␉{ 0x10DE0040, "GeForce 6800 Ultra" },␊
117␉{ 0x10DE0041, "GeForce 6800" },␊
118␉{ 0x10DE0042, "GeForce 6800 LE" },␊
119␉{ 0x10DE0043, "GeForce 6800 XE" },␊
120␉{ 0x10DE0044, "GeForce 6800 XT" },␊
121␉{ 0x10DE0045, "GeForce 6800 GT" },␊
122␉{ 0x10DE0046, "GeForce 6800 GT" },␊
123␉{ 0x10DE0047, "GeForce 6800 GS" },␊
124␉{ 0x10DE0048, "GeForce 6800 XT" },␊
125␉{ 0x10DE004D, "Quadro FX 3400" },␊
126␉{ 0x10DE004E, "Quadro FX 4000" },␊
127␉// 0050 - 005F␊
128␉// 0060 - 006F␉␊
129␉// 0070 - 007F␉␊
130␉// 0080 - 008F␉␊
131␉// 0090 - 009F␉␊
132␉{ 0x10DE0090, "GeForce 7800 GTX" },␊
133␉{ 0x10DE0091, "GeForce 7800 GTX" },␊
134␉{ 0x10DE0092, "GeForce 7800 GT" },␊
135␉{ 0x10DE0093, "GeForce 7800 GS" },␊
136␉{ 0x10DE0095, "GeForce 7800 SLI" },␊
137␉{ 0x10DE0098, "GeForce Go 7800" },␊
138␉{ 0x10DE0099, "GeForce Go 7800 GTX" },␊
139␉{ 0x10DE009D, "Quadro FX 4500" },␊
140␉// 00A0 - 00AF␉␊
141␉// 00B0 - 00BF␉␊
142␉// 00C0 - 00CF␉␊
143␉{ 0x10DE00C0, "GeForce 6800 GS" },␊
144␉{ 0x10DE00C1, "GeForce 6800" },␊
145␉{ 0x10DE00C2, "GeForce 6800 LE" },␊
146␉{ 0x10DE00C3, "GeForce 6800 XT" },␊
147␉{ 0x10DE00C8, "GeForce Go 6800" },␊
148␉{ 0x10DE00C9, "GeForce Go 6800 Ultra" },␊
149␉{ 0x10DE00CC, "Quadro FX Go1400" },␊
150␉{ 0x10DE00CD, "Quadro FX 3450/4000 SDI" },␊
151␉{ 0x10DE00CE, "Quadro FX 1400" },␊
152␉// 00D0 - 00DF␉␊
153␉// 00E0 - 00EF␉␊
154␉// 00F0 - 00FF␉␊
155␉{ 0x10DE00F1, "GeForce 6600 GT" },␊
156␉{ 0x10DE00F2, "GeForce 6600" },␊
157␉{ 0x10DE00F3, "GeForce 6200" },␊
158␉{ 0x10DE00F4, "GeForce 6600 LE" },␊
159␉{ 0x10DE00F5, "GeForce 7800 GS" },␊
160␉{ 0x10DE00F6, "GeForce 6800 GS/XT" },␊
161␉{ 0x10DE00F8, "Quadro FX 3400/4400" },␊
162␉{ 0x10DE00F9, "GeForce 6800 Series GPU" },␊
163␉// 0100 - 010F␉␊
164␉// 0110 - 011F␉␊
165␉// 0120 - 012F␉␊
166␉// 0130 - 013F␉␊
167␉// 0140 - 014F␉␊
168␉{ 0x10DE0140, "GeForce 6600 GT" },␊
169␉{ 0x10DE0141, "GeForce 6600" },␊
170␉{ 0x10DE0142, "GeForce 6600 LE" },␊
171␉{ 0x10DE0143, "GeForce 6600 VE" },␊
172␉{ 0x10DE0144, "GeForce Go 6600" },␊
173␉{ 0x10DE0145, "GeForce 6610 XL" },␊
174␉{ 0x10DE0146, "GeForce Go 6600 TE/6200 TE" },␊
175␉{ 0x10DE0147, "GeForce 6700 XL" },␊
176␉{ 0x10DE0148, "GeForce Go 6600" },␊
177␉{ 0x10DE0149, "GeForce Go 6600 GT" },␊
178␉{ 0x10DE014A, "Quadro NVS 440" },␊
179␉{ 0x10DE014C, "Quadro FX 550" },␊
180␉{ 0x10DE014D, "Quadro FX 550" },␊
181␉{ 0x10DE014E, "Quadro FX 540" },␊
182␉{ 0x10DE014F, "GeForce 6200" },␊
183␉// 0150 - 015F␉␊
184␉// 0160 - 016F␉␊
185␉{ 0x10DE0160, "GeForce 6500" },␊
186␉{ 0x10DE0161, "GeForce 6200 TurboCache(TM)" },␊
187␉{ 0x10DE0162, "GeForce 6200SE TurboCache(TM)" },␊
188␉{ 0x10DE0163, "GeForce 6200 LE" },␊
189␉{ 0x10DE0164, "GeForce Go 6200" },␊
190␉{ 0x10DE0165, "Quadro NVS 285" },␊
191␉{ 0x10DE0166, "GeForce Go 6400" },␊
192␉{ 0x10DE0167, "GeForce Go 6200" },␊
193␉{ 0x10DE0168, "GeForce Go 6400" },␊
194␉{ 0x10DE0169, "GeForce 6250" },␊
195␉{ 0x10DE016A, "GeForce 7100 GS" },␊
196␉// 0170 - 017F␉␊
197␉// 0180 - 018F␉␊
198␉// 0190 - 019F␉␉␊
199␉{ 0x10DE0191, "GeForce 8800 GTX" },␊
200␉{ 0x10DE0193, "GeForce 8800 GTS" },␊
201␉{ 0x10DE0194, "GeForce 8800 Ultra" },␊
202␉{ 0x10DE0197, "Tesla C870" },␊
203␉{ 0x10DE019D, "Quadro FX 5600" },␊
204␉{ 0x10DE019E, "Quadro FX 4600" },␊
205␉// 01A0 - 01AF␉␊
206␉// 01B0 - 01BF␉␊
207␉// 01C0 - 01CF␉␊
208␉// 01D0 - 01DF␉␉␊
209␉{ 0x10DE01D0, "GeForce 7350 LE" },␊
210␉{ 0x10DE01D1, "GeForce 7300 LE" },␊
211␉{ 0x10DE01D2, "GeForce 7550 LE" },␊
212␉{ 0x10DE01D3, "GeForce 7300 SE/7200 GS" },␊
213␉{ 0x10DE01D6, "GeForce Go 7200" },␊
214␉{ 0x10DE01D7, "GeForce Go 7300" },␊
215␉{ 0x10DE01D8, "GeForce Go 7400" },␊
216␉{ 0x10DE01D9, "GeForce Go 7400 GS" },␊
217␉{ 0x10DE01DA, "Quadro NVS 110M" },␊
218␉{ 0x10DE01DB, "Quadro NVS 120M" },␊
219␉{ 0x10DE01DC, "Quadro FX 350M" },␊
220␉{ 0x10DE01DD, "GeForce 7500 LE" },␊
221␉{ 0x10DE01DE, "Quadro FX 350" },␊
222␉{ 0x10DE01DF, "GeForce 7300 GS" },␊
223␉// 01E0 - 01EF␉␊
224␉// 01F0 - 01FF␊
225␉// 0200 - 020F␉␊
226␉// 0210 - 021F␉␊
227␉{ 0x10DE0211, "GeForce 6800" },␊
228␉{ 0x10DE0212, "GeForce 6800 LE" },␊
229␉{ 0x10DE0215, "GeForce 6800 GT" },␊
230␉{ 0x10DE0218, "GeForce 6800 XT" },␊
231␉// 0220 - 022F␉␊
232␉{ 0x10DE0221, "GeForce 6200" },␊
233␉{ 0x10DE0222, "GeForce 6200 A-LE" },␊
234␉// 0230 - 023F␉␊
235␉// 0240 - 024F␉␊
236␉{ 0x10DE0240, "GeForce 6150" },␊
237␉{ 0x10DE0241, "GeForce 6150 LE" },␊
238␉{ 0x10DE0242, "GeForce 6100" },␊
239␉{ 0x10DE0244, "GeForce Go 6150" },␊
240␉{ 0x10DE0245, "Quadro NVS 210S / GeForce 6150LE" },␊
241␉{ 0x10DE0247, "GeForce Go 6100" },␊
242␉// 0250 - 025F␉␊
243␉// 0260 - 026F␉␊
244␉// 0270 - 027F␉␊
245␉// 0280 - 028F␉␉␊
246␉// 0290 - 029F␉␊
247␉{ 0x10DE0290, "GeForce 7900 GTX" },␊
248␉{ 0x10DE0291, "GeForce 7900 GT/GTO" },␊
249␉{ 0x10DE0292, "GeForce 7900 GS" },␊
250␉{ 0x10DE0293, "GeForce 7950 GX2" },␊
251␉{ 0x10DE0294, "GeForce 7950 GX2" },␊
252␉{ 0x10DE0295, "GeForce 7950 GT" },␊
253␉{ 0x10DE0298, "GeForce Go 7900 GS" },␊
254␉{ 0x10DE0299, "GeForce Go 7900 GTX" },␊
255␉{ 0x10DE029A, "Quadro FX 2500M" },␊
256␉{ 0x10DE029B, "Quadro FX 1500M" },␊
257␉{ 0x10DE029C, "Quadro FX 5500" },␊
258␉{ 0x10DE029D, "Quadro FX 3500" },␊
259␉{ 0x10DE029E, "Quadro FX 1500" },␊
260␉{ 0x10DE029F, "Quadro FX 4500 X2" },␊
261␉// 02A0 - 02AF␉␊
262␉// 02B0 - 02BF␉␊
263␉// 02C0 - 02CF␉␊
264␉// 02D0 - 02DF␉␉␊
265␉// 02E0 - 02EF␉␉␊
266␉{ 0x10DE02E0, "GeForce 7600 GT" },␊
267␉{ 0x10DE02E1, "GeForce 7600 GS" },␊
268␉{ 0x10DE02E2, "GeForce 7300 GT" },␊
269␉{ 0x10DE02E3, "GeForce 7900 GS" },␊
270␉{ 0x10DE02E4, "GeForce 7950 GT" },␊
271␉// 02F0 - 02FF␉␉␊
272␉// 0300 - 030F␉␉␊
273␉{ 0x10DE0301, "GeForce FX 5800 Ultra" },␊
274␉{ 0x10DE0302, "GeForce FX 5800" },␊
275␉{ 0x10DE0308, "Quadro FX 2000" },␊
276␉{ 0x10DE0309, "Quadro FX 1000" },␊
277␉// 0310 - 031F␉␉␊
278␉{ 0x10DE0311, "GeForce FX 5600 Ultra" },␊
279␉{ 0x10DE0312, "GeForce FX 5600" },␊
280␉{ 0x10DE0314, "GeForce FX 5600XT" },␊
281␉{ 0x10DE031A, "GeForce FX Go5600" },␊
282␉{ 0x10DE031B, "GeForce FX Go5650" },␊
283␉{ 0x10DE031C, "Quadro FX Go700" },␊
284␉// 0320 - 032F␉␉␊
285␉{ 0x10DE0324, "GeForce FX Go5200" },␊
286␉{ 0x10DE0325, "GeForce FX Go5250" },␊
287␉{ 0x10DE0326, "GeForce FX 5500" },␊
288␉{ 0x10DE0328, "GeForce FX Go5200 32M/64M" },␊
289␉{ 0x10DE032A, "Quadro NVS 55/280 PCI" },␊
290␉{ 0x10DE032B, "Quadro FX 500/600 PCI" },␊
291␉{ 0x10DE032C, "GeForce FX Go53xx Series" },␊
292␉{ 0x10DE032D, "GeForce FX Go5100" },␊
293␉// 0330 - 033F␊
294␉{ 0x10DE0330, "GeForce FX 5900 Ultra" },␊
295␉{ 0x10DE0331, "GeForce FX 5900" },␊
296␉{ 0x10DE0332, "GeForce FX 5900XT" },␊
297␉{ 0x10DE0333, "GeForce FX 5950 Ultra" },␊
298␉{ 0x10DE0334, "GeForce FX 5900ZT" },␊
299␉{ 0x10DE0338, "Quadro FX 3000" },␊
300␉{ 0x10DE033F, "Quadro FX 700" },␊
301␉// 0340 - 034F␊
302␉{ 0x10DE0341, "GeForce FX 5700 Ultra" },␊
303␉{ 0x10DE0342, "GeForce FX 5700" },␊
304␉{ 0x10DE0343, "GeForce FX 5700LE" },␊
305␉{ 0x10DE0344, "GeForce FX 5700VE" },␊
306␉{ 0x10DE0347, "GeForce FX Go5700" },␊
307␉{ 0x10DE0348, "GeForce FX Go5700" },␊
308␉{ 0x10DE034C, "Quadro FX Go1000" },␊
309␉{ 0x10DE034E, "Quadro FX 1100" },␊
310␉// 0350 - 035F␉␊
311␉// 0360 - 036F␉␊
312␉// 0370 - 037F␉␊
313␉// 0380 - 038F␉␉␉␊
314␉{ 0x10DE038B, "GeForce 7650 GS" },␊
315␉// 0390 - 039F␊
316␉{ 0x10DE0390, "GeForce 7650 GS" },␊
317␉{ 0x10DE0391, "GeForce 7600 GT" },␊
318␉{ 0x10DE0392, "GeForce 7600 GS" },␊
319␉{ 0x10DE0393, "GeForce 7300 GT" },␊
320␉{ 0x10DE0394, "GeForce 7600 LE" },␊
321␉{ 0x10DE0395, "GeForce 7300 GT" },␊
322␉{ 0x10DE0397, "GeForce Go 7700" },␊
323␉{ 0x10DE0398, "GeForce Go 7600" },␊
324␉{ 0x10DE0399, "GeForce Go 7600 GT"},␊
325␉{ 0x10DE039A, "Quadro NVS 300M" },␊
326␉{ 0x10DE039B, "GeForce Go 7900 SE" },␊
327␉{ 0x10DE039C, "Quadro FX 550M" },␊
328␉{ 0x10DE039E, "Quadro FX 560" },␊
329␉// 03A0 - 03AF␉␊
330␉// 03B0 - 03BF␉␊
331␉// 03C0 - 03CF␉␊
332␉// 03D0 - 03DF␉␉␉␊
333␉{ 0x10DE03D0, "GeForce 6150SE nForce 430" },␊
334␉{ 0x10DE03D1, "GeForce 6100 nForce 405" },␊
335␉{ 0x10DE03D2, "GeForce 6100 nForce 400" },␊
336␉{ 0x10DE03D5, "GeForce 6100 nForce 420" },␊
337␉{ 0x10DE03D6, "GeForce 7025 / nForce 630a" },␊
338␉// 03E0 - 03EF␊
339␉// 03F0 - 03FF␊
340␉// 0400 - 040F␉␉␊
341␉{ 0x10DE0400, "GeForce 8600 GTS" },␊
342␉{ 0x10DE0401, "GeForce 8600 GT" },␊
343␉{ 0x10DE0402, "GeForce 8600 GT" },␊
344␉{ 0x10DE0403, "GeForce 8600 GS" },␊
345␉{ 0x10DE0404, "GeForce 8400 GS" },␊
346␉{ 0x10DE0405, "GeForce 9500M GS" },␊
347␉{ 0x10DE0406, "GeForce 8300 GS" },␊
348␉{ 0x10DE0407, "GeForce 8600M GT" },␊
349␉{ 0x10DE0408, "GeForce 9650M GS" },␊
350␉{ 0x10DE0409, "GeForce 8700M GT" },␊
351␉{ 0x10DE040A, "Quadro FX 370" },␊
352␉{ 0x10DE040B, "Quadro NVS 320M" },␊
353␉{ 0x10DE040C, "Quadro FX 570M" },␊
354␉{ 0x10DE040D, "Quadro FX 1600M" },␊
355␉{ 0x10DE040E, "Quadro FX 570" },␊
356␉{ 0x10DE040F, "Quadro FX 1700" },␊
357␉// 0410 - 041F␉␊
358␉{ 0x10DE0410, "GeForce GT 330" },␊
359␉// 0420 - 042F␉␊
360␉{ 0x10DE0420, "GeForce 8400 SE" },␊
361␉{ 0x10DE0421, "GeForce 8500 GT" },␊
362␉{ 0x10DE0422, "GeForce 8400 GS" },␊
363␉{ 0x10DE0423, "GeForce 8300 GS" },␊
364␉{ 0x10DE0424, "GeForce 8400 GS" },␊
365␉{ 0x10DE0425, "GeForce 8600M GS" },␊
366␉{ 0x10DE0426, "GeForce 8400M GT" },␊
367␉{ 0x10DE0427, "GeForce 8400M GS" },␊
368␉{ 0x10DE0428, "GeForce 8400M G" },␊
369␉{ 0x10DE0429, "Quadro NVS 140M" },␊
370␉{ 0x10DE042A, "Quadro NVS 130M" },␊
371␉{ 0x10DE042B, "Quadro NVS 135M" },␊
372␉{ 0x10DE042C, "GeForce 9400 GT" },␊
373␉{ 0x10DE042D, "Quadro FX 360M" },␊
374␉{ 0x10DE042E, "GeForce 9300M G" },␊
375␉{ 0x10DE042F, "Quadro NVS 290" },␊
376␉// 0430 - 043F␊
377␉// 0440 - 044F␊
378␉// 0450 - 045F␊
379␉// 0460 - 046F␊
380␉// 0470 - 047F␊
381␉// 0480 - 048F␊
382␉// 0490 - 049F␊
383␉// 04A0 - 04AF␊
384␉// 04B0 - 04BF␊
385␉// 04C0 - 04CF␊
386␉// 04D0 - 04DF␊
387␉// 04E0 - 04EF␊
388␉// 04F0 - 04FF␊
389␉// 0500 - 050F␉␊
390␉// 0510 - 051F␉␊
391␉// 0520 - 052F␉␊
392␉// 0530 - 053F␉␊
393␉{ 0x10DE053A, "GeForce 7050 PV / nForce 630a" },␊
394␉{ 0x10DE053B, "GeForce 7050 PV / nForce 630a" },␊
395␉{ 0x10DE053E, "GeForce 7025 / nForce 630a" },␊
396␉// 0540 - 054F␊
397␉// 0550 - 055F␊
398␉// 0560 - 056F␊
399␉// 0570 - 057F␊
400␉// 0580 - 058F␊
401␉// 0590 - 059F␊
402␉// 05A0 - 05AF␊
403␉// 05B0 - 05BF␊
404␉// 05C0 - 05CF␊
405␉// 05D0 - 05DF␊
406␉// 05E0 - 05EF␉␊
407␉{ 0x10DE05E0, "GeForce GTX 295" },␊
408␉{ 0x10DE05E1, "GeForce GTX 280" },␊
409␉{ 0x10DE05E2, "GeForce GTX 260" },␊
410␉{ 0x10DE05E3, "GeForce GTX 285" },␊
411␉{ 0x10DE05E6, "GeForce GTX 275" },␊
412␉{ 0x10DE05EA, "GeForce GTX 260" },␊
413␉{ 0x10DE05EB, "GeForce GTX 295" },␊
414␉{ 0x10DE05ED, "Quadroplex 2200 D2" },␊
415␉// 05F0 - 05FF␉␉␊
416␉{ 0x10DE05F8, "Quadroplex 2200 S4" },␊
417␉{ 0x10DE05F9, "Quadro CX" },␊
418␉{ 0x10DE05FD, "Quadro FX 5800" },␊
419␉{ 0x10DE05FE, "Quadro FX 4800" },␊
420␉{ 0x10DE05FF, "Quadro FX 3800" },␊
421␉// 0600 - 060F␉␊
422␉{ 0x10DE0600, "GeForce 8800 GTS 512" },␊
423␉{ 0x10DE0601, "GeForce 9800 GT" },␊
424␉{ 0x10DE0602, "GeForce 8800 GT" },␊
425␉{ 0x10DE0603, "GeForce GT 230" },␊
426␉{ 0x10DE0604, "GeForce 9800 GX2" },␊
427␉{ 0x10DE0605, "GeForce 9800 GT" },␊
428␉{ 0x10DE0606, "GeForce 8800 GS" },␊
429␉{ 0x10DE0607, "GeForce GTS 240" },␊
430␉{ 0x10DE0608, "GeForce 9800M GTX" },␊
431␉{ 0x10DE0609, "GeForce 8800M GTS" },␊
432␉{ 0x10DE060A, "GeForce GTX 280M" },␊
433␉{ 0x10DE060B, "GeForce 9800M GT" },␊
434␉{ 0x10DE060C, "GeForce 8800M GTX" },␊
435␉{ 0x10DE060D, "GeForce 8800 GS" },␊
436␉{ 0x10DE060F, "GeForce GTX 285M" },␊
437␉// 0610 - 061F␉␊
438␉{ 0x10DE0610, "GeForce 9600 GSO" },␊
439␉{ 0x10DE0611, "GeForce 8800 GT" },␊
440␉{ 0x10DE0612, "GeForce 9800 GTX" },␊
441␉{ 0x10DE0613, "GeForce 9800 GTX+" },␊
442␉{ 0x10DE0614, "GeForce 9800 GT" },␊
443␉{ 0x10DE0615, "GeForce GTS 250" },␊
444␉{ 0x10DE0617, "GeForce 9800M GTX" },␊
445␉{ 0x10DE0618, "GeForce GTX 260M" },␊
446␉{ 0x10DE0619, "Quadro FX 4700 X2" },␊
447␉{ 0x10DE061A, "Quadro FX 3700" },␊
448␉{ 0x10DE061B, "Quadro VX 200" },␊
449␉{ 0x10DE061C, "Quadro FX 3600M" },␊
450␉{ 0x10DE061D, "Quadro FX 2800M" },␊
451␉{ 0x10DE061F, "Quadro FX 3800M" },␊
452␉// 0620 - 062F␉␊
453␉{ 0x10DE0622, "GeForce 9600 GT" },␊
454␉{ 0x10DE0623, "GeForce 9600 GS" },␊
455␉{ 0x10DE0625, "GeForce 9600 GSO 512"},␊
456␉{ 0x10DE0626, "GeForce GT 130" },␊
457␉{ 0x10DE0627, "GeForce GT 140" },␊
458␉{ 0x10DE0628, "GeForce 9800M GTS" },␊
459␉{ 0x10DE062A, "GeForce 9700M GTS" },␊
460␉{ 0x10DE062C, "GeForce 9800M GTS" },␊
461␉{ 0x10DE062D, "GeForce 9600 GT" },␊
462␉{ 0x10DE062E, "GeForce 9600 GT" },␊
463␉// 0630 - 063F␉␊
464␉{ 0x10DE0631, "GeForce GTS 160M" },␊
465␉{ 0x10DE0632, "GeForce GTS 150M" },␊
466␉{ 0x10DE0635, "GeForce 9600 GSO" },␊
467␉{ 0x10DE0637, "GeForce 9600 GT" },␊
468␉{ 0x10DE0638, "Quadro FX 1800" },␊
469␉{ 0x10DE063A, "Quadro FX 2700M" },␊
470␉// 0640 - 064F␉␊
471␉{ 0x10DE0640, "GeForce 9500 GT" },␊
472␉{ 0x10DE0641, "GeForce 9400 GT" },␊
473␉{ 0x10DE0642, "GeForce 8400 GS" },␊
474␉{ 0x10DE0643, "GeForce 9500 GT" },␊
475␉{ 0x10DE0644, "GeForce 9500 GS" },␊
476␉{ 0x10DE0645, "GeForce 9500 GS" },␊
477␉{ 0x10DE0646, "GeForce GT 120" },␊
478␉{ 0x10DE0647, "GeForce 9600M GT" },␊
479␉{ 0x10DE0648, "GeForce 9600M GS" },␊
480␉{ 0x10DE0649, "GeForce 9600M GT" },␊
481␉{ 0x10DE064A, "GeForce 9700M GT" },␊
482␉{ 0x10DE064B, "GeForce 9500M G" },␊
483␉{ 0x10DE064C, "GeForce 9650M GT" },␊
484␉// 0650 - 065F␉␉␊
485␉{ 0x10DE0651, "GeForce G 110M" },␊
486␉{ 0x10DE0652, "GeForce GT 130M" },␊
487␉{ 0x10DE0653, "GeForce GT 120M" },␊
488␉{ 0x10DE0654, "GeForce GT 220M" },␊
489␉{ 0x10DE0656, "GeForce 9650 S" },␊
490␉{ 0x10DE0658, "Quadro FX 380" },␊
491␉{ 0x10DE0659, "Quadro FX 580" },␊
492␉{ 0x10DE065A, "Quadro FX 1700M" },␊
493␉{ 0x10DE065B, "GeForce 9400 GT" },␊
494␉{ 0x10DE065C, "Quadro FX 770M" },␊
495␉{ 0x10DE065F, "GeForce G210" },␊
496␉// 0660 - 066F␊
497␉// 0670 - 067F␊
498␉// 0680 - 068F␊
499␉// 0690 - 069F␊
500␉// 06A0 - 06AF␊
501␉// 06B0 - 06BF␊
502␉// 06C0 - 06CF␊
503␉{ 0x10DE06C0, "GeForce GTX 480" },␊
504␉{ 0x10DE06C3, "GeForce GTX D12U" },␊
505␉{ 0x10DE06C4, "GeForce GTX 465" },␊
506␉{ 0x10DE06CA, "GeForce GTX 480M" },␊
507␉{ 0x10DE06CD, "GeForce GTX 470" },␊
508␉// 06D0 - 06DF␊
509␉{ 0x10DE06D1, "Tesla C2050" },␉// TODO: sub-device id: 0x0771␊
510␉{ 0x10DE06D1, "Tesla C2070" },␉// TODO: sub-device id: 0x0772␊
511␉{ 0x10DE06D2, "Tesla M2070" },␊
512␉{ 0x10DE06D8, "Quadro 6000" },␊
513␉{ 0x10DE06D9, "Quadro 5000" },␊
514␉{ 0x10DE06DA, "Quadro 5000M" },␊
515␉{ 0x10DE06DC, "Quadro 6000" },␊
516␉{ 0x10DE06DD, "Quadro 4000" },␊
517␉{ 0x10DE06DE, "Tesla M2050" },␉// TODO: sub-device id: 0x0846␊
518␉{ 0x10DE06DE, "Tesla M2070" },␉// TODO: sub-device id: ?␉␊
519␉// 0x10DE06DE also applies to misc S2050, X2070, M2050, M2070␊
520␉// 06E0 - 06EF␉␊
521␉{ 0x10DE06E0, "GeForce 9300 GE" },␊
522␉{ 0x10DE06E1, "GeForce 9300 GS" },␊
523␉{ 0x10DE06E2, "GeForce 8400" },␊
524␉{ 0x10DE06E3, "GeForce 8400 SE" },␊
525␉{ 0x10DE06E4, "GeForce 8400 GS" },␊
526␉{ 0x10DE06E5, "GeForce 9300M GS" },␊
527␉{ 0x10DE06E6, "GeForce G100" },␊
528␉{ 0x10DE06E7, "GeForce 9300 SE" },␊
529␉{ 0x10DE06E8, "GeForce 9200M GS" },␊
530␉{ 0x10DE06E9, "GeForce 9300M GS" },␊
531␉{ 0x10DE06EA, "Quadro NVS 150M" },␊
532␉{ 0x10DE06EB, "Quadro NVS 160M" },␊
533␉{ 0x10DE06EC, "GeForce G 105M" },␊
534␉{ 0x10DE06EF, "GeForce G 103M" },␊
535␉// 06F0 - 06FF␉␊
536␉{ 0x10DE06F8, "Quadro NVS 420" },␊
537␉{ 0x10DE06F9, "Quadro FX 370 LP" },␊
538␉{ 0x10DE06FA, "Quadro NVS 450" },␊
539␉{ 0x10DE06FB, "Quadro FX 370M" },␊
540␉{ 0x10DE06FD, "Quadro NVS 295" },␊
541␉// 0700 - 070F␊
542␉// 0710 - 071F␊
543␉// 0720 - 072F␊
544␉// 0730 - 073F␊
545␉// 0740 - 074F␊
546␉// 0750 - 075F␊
547␉// 0760 - 076F␊
548␉// 0770 - 077F␊
549␉// 0780 - 078F␊
550␉// 0790 - 079F␊
551␉// 07A0 - 07AF␊
552␉// 07B0 - 07BF␊
553␉// 07C0 - 07CF␊
554␉// 07D0 - 07DF␉␊
555␉// 07E0 - 07EF␉␉␊
556␉{ 0x10DE07E0, "GeForce 7150 / nForce 630i" },␊
557␉{ 0x10DE07E1, "GeForce 7100 / nForce 630i" },␊
558␉{ 0x10DE07E2, "GeForce 7050 / nForce 630i" },␊
559␉{ 0x10DE07E3, "GeForce 7050 / nForce 610i" },␊
560␉{ 0x10DE07E5, "GeForce 7050 / nForce 620i" },␊
561␉// 07F0 - 07FF␉␊
562␉// 0800 - 080F␊
563␉// 0810 - 081F␊
564␉// 0820 - 082F␊
565␉// 0830 - 083F␊
566␉// 0840 - 084F␊
567␉{ 0x10DE0844, "GeForce 9100M G" },␊
568␉{ 0x10DE0845, "GeForce 8200M G" },␊
569␉{ 0x10DE0846, "GeForce 9200" },␊
570␉{ 0x10DE0847, "GeForce 9100" },␊
571␉{ 0x10DE0848, "GeForce 8300" },␊
572␉{ 0x10DE0849, "GeForce 8200" },␊
573␉{ 0x10DE084A, "nForce 730a" },␊
574␉{ 0x10DE084B, "GeForce 9200" },␊
575␉{ 0x10DE084C, "nForce 980a/780a SLI" },␊
576␉{ 0x10DE084D, "nForce 750a SLI" },␊
577␉{ 0x10DE084F, "GeForce 8100 / nForce 720a" },␊
578␉// 0850 - 085F␊
579␉// 0860 - 086F␉␊
580␉{ 0x10DE0860, "GeForce 9400" },␊
581␉{ 0x10DE0861, "GeForce 9400" },␊
582␉{ 0x10DE0862, "GeForce 9400M G" },␊
583␉{ 0x10DE0863, "GeForce 9400M" },␊
584␉{ 0x10DE0864, "GeForce 9300" },␊
585␉{ 0x10DE0865, "ION" },␊
586␉{ 0x10DE0866, "GeForce 9400M G" },␊
587␉{ 0x10DE0867, "GeForce 9400" },␊
588␉{ 0x10DE0868, "nForce 760i SLI" },␊
589␉{ 0x10DE086A, "GeForce 9400" },␊
590␉{ 0x10DE086C, "GeForce 9300 / nForce 730i" },␊
591␉{ 0x10DE086D, "GeForce 9200" },␊
592␉{ 0x10DE086E, "GeForce 9100M G" },␊
593␉{ 0x10DE086F, "GeForce 8200M G" },␊
594␉// 0870 - 087F␉␊
595␉{ 0x10DE0870, "GeForce 9400M" },␊
596␉{ 0x10DE0871, "GeForce 9200" },␊
597␉{ 0x10DE0872, "GeForce G102M" },␊
598␉{ 0x10DE0873, "GeForce G102M" },␊
599␉{ 0x10DE0874, "ION 9300M" },␉␊
600␉{ 0x10DE0876, "ION" },␊
601␉{ 0x10DE087A, "GeForce 9400" },␊
602␉{ 0x10DE087D, "ION 9400M" },␊
603␉{ 0x10DE087E, "ION LE" },␊
604␉{ 0x10DE087F, "ION LE" },␊
605␉// 0880 - 088F␊
606␉// 0890 - 089F␊
607␉// 08A0 - 08AF␊
608␉// 08B0 - 08BF␊
609␉// 08C0 - 08CF␊
610␉// 08D0 - 08DF␉␊
611␉// 08E0 - 08EF␉␉␉␊
612␉// 08F0 - 08FF␊
613␉// 0900 - 090F␊
614␉// 0910 - 091F␊
615␉// 0920 - 092F␊
616␉// 0930 - 093F␊
617␉// 0940 - 094F␊
618␉// 0950 - 095F␊
619␉// 0960 - 096F␊
620␉// 0970 - 097F␊
621␉// 0980 - 098F␊
622␉// 0990 - 099F␊
623␉// 09A0 - 09AF␊
624␉// 09B0 - 09BF␊
625␉// 09C0 - 09CF␊
626␉// 09D0 - 09DF␉␊
627␉// 09E0 - 09EF␊
628␉// 09F0 - 09FF␊
629␉// 0A00 - 0A0F␊
630␉// 0A10 - 0A1F␊
631␉// 0A20 - 0A2F␊
632␉{ 0x10DE0A20, "GeForce GT220" },␊
633␉{ 0x10DE0A22, "GeForce 315" },␊
634␉{ 0x10DE0A23, "GeForce 210" },␊
635␉{ 0x10DE0A28, "GeForce GT 230M" },␊
636␉{ 0x10DE0A29, "GeForce GT 330M" },␊
637␉{ 0x10DE0A2A, "GeForce GT 230M" },␊
638␉{ 0x10DE0A2B, "GeForce GT 330M" },␊
639␉{ 0x10DE0A2C, "NVS 5100M" },␊
640␉{ 0x10DE0A2D, "GeForce GT 320M" },␉␊
641␉// 0A30 - 0A3F␉␊
642␉{ 0x10DE0A34, "GeForce GT 240M" },␊
643␉{ 0x10DE0A35, "GeForce GT 325M" },␊
644␉{ 0x10DE0A3C, "Quadro FX 880M" },␊
645␉// 0A40 - 0A4F␊
646␉// 0A50 - 0A5F␊
647␉// 0A60 - 0A6F␊
648␉{ 0x10DE0A60, "GeForce G210" },␊
649␉{ 0x10DE0A62, "GeForce 205" },␊
650␉{ 0x10DE0A63, "GeForce 310" },␊
651␉{ 0x10DE0A64, "ION" },␊
652␉{ 0x10DE0A65, "GeForce 210" },␊
653␉{ 0x10DE0A66, "GeForce 310" },␊
654␉{ 0x10DE0A67, "GeForce 315" },␊
655␉{ 0x10DE0A68, "GeForce G105M" },␊
656␉{ 0x10DE0A69, "GeForce G105M" },␊
657␉{ 0x10DE0A6A, "NVS 2100M" },␊
658␉{ 0x10DE0A6C, "NVS 3100M" },␊
659␉{ 0x10DE0A6E, "GeForce 305M" },␊
660␉{ 0x10DE0A6F, "ION" },␉␊
661␉// 0A70 - 0A7F␊
662␉{ 0x10DE0A70, "GeForce 310M" },␊
663␉{ 0x10DE0A71, "GeForce 305M" },␊
664␉{ 0x10DE0A72, "GeForce 310M" },␊
665␉{ 0x10DE0A73, "GeForce 305M" },␊
666␉{ 0x10DE0A74, "GeForce G210M" },␊
667␉{ 0x10DE0A75, "GeForce G310M" },␊
668␉{ 0x10DE0A78, "Quadro FX 380 LP" },␊
669␉{ 0x10DE0A7C, "Quadro FX 380M" },␊
670␉// 0A80 - 0A8F␊
671␉// 0A90 - 0A9F␊
672␉// 0AA0 - 0AAF␊
673␉// 0AB0 - 0ABF␊
674␉// 0AC0 - 0ACF␊
675␉// 0AD0 - 0ADF␉␊
676␉// 0AE0 - 0AEF␊
677␉// 0AF0 - 0AFF␊
678␉// 0B00 - 0B0F␊
679␉// 0B10 - 0B1F␊
680␉// 0B20 - 0B2F␊
681␉// 0B30 - 0B3F␊
682␉// 0B40 - 0B4F␊
683␉// 0B50 - 0B5F␊
684␉// 0B60 - 0B6F␊
685␉// 0B70 - 0B7F␊
686␉// 0B80 - 0B8F␊
687␉// 0B90 - 0B9F␊
688␉// 0BA0 - 0BAF␊
689␉// 0BB0 - 0BBF␊
690␉// 0BC0 - 0BCF␊
691␉// 0BD0 - 0BDF␉␊
692␉// 0BE0 - 0BEF␊
693␉// 0BF0 - 0BFF␊
694␉// 0C00 - 0C0F␊
695␉// 0C10 - 0C1F␊
696␉// 0C20 - 0C2F␊
697␉// 0C30 - 0C3F␊
698␉// 0C40 - 0C4F␊
699␉// 0C50 - 0C5F␊
700␉// 0C60 - 0C6F␊
701␉// 0C70 - 0C7F␊
702␉// 0C80 - 0C8F␊
703␉// 0C90 - 0C9F␊
704␉// 0CA0 - 0CAF␊
705␉{ 0x10DE0CA0, "GeForce GT 330 " },␊
706␉{ 0x10DE0CA2, "GeForce GT 320" },␊
707␉{ 0x10DE0CA3, "GeForce GT 240" },␊
708␉{ 0x10DE0CA4, "GeForce GT 340" },␊
709␉{ 0x10DE0CA7, "GeForce GT 330" },␊
710␉{ 0x10DE0CA8, "GeForce GTS 260M" },␊
711␉{ 0x10DE0CA9, "GeForce GTS 250M" },␊
712␉{ 0x10DE0CAC, "GeForce 315" },␊
713␉{ 0x10DE0CAF, "GeForce GT 335M" },␊
714␉// 0CB0 - 0CBF␉␊
715␉{ 0x10DE0CB0, "GeForce GTS 350M" },␊
716␉{ 0x10DE0CB1, "GeForce GTS 360M" },␊
717␉{ 0x10DE0CBC, "Quadro FX 1800M" },␊
718␉// 0CC0 - 0CCF␊
719␉// 0CD0 - 0CDF␉␊
720␉// 0CE0 - 0CEF␊
721␉// 0CF0 - 0CFF␊
722␉// 0D00 - 0D0F␊
723␉// 0D10 - 0D1F␊
724␉// 0D20 - 0D2F␊
725␉// 0D30 - 0D3F␊
726␉// 0D40 - 0D4F␊
727␉// 0D50 - 0D5F␊
728␉// 0D60 - 0D6F␊
729␉// 0D70 - 0D7F␊
730␉// 0D80 - 0D8F␊
731␉// 0D90 - 0D9F␊
732␉// 0DA0 - 0DAF␉␊
733␉// 0DB0 - 0DBF␊
734␉// 0DC0 - 0DCF␊
735␉{ 0x10DE0DC0, "GeForce GT 440" },␊
736␉{ 0x10DE0DC1, "D12-P1-35" },␊
737␉{ 0x10DE0DC2, "D12-P1-35" },␊
738␉{ 0x10DE0DC4, "GeForce GTS 450" },␊
739␉{ 0x10DE0DC5, "GeForce GTS 450" },␊
740␉{ 0x10DE0DC6, "GeForce GTS 450" },␊
741␉{ 0x10DE0DCA, "GF10x" },␊
742␉// 0DD0 - 0DDF␉␊
743␉{ 0x10DE0DD1, "GeForce GTX 460M" },␊
744␉{ 0x10DE0DD2, "GeForce GT 445M" },␊
745␉{ 0x10DE0DD3, "GeForce GT 435M" },␊
746␉{ 0x10DE0DD8, "Quadro 2000" },␊
747␉{ 0x10DE0DDE, "GF106-ES" },␊
748␉{ 0x10DE0DDF, "GF106-INT" },␊
749␉// 0DE0 - 0DEF␉␊
750␉{ 0x10DE0DE0, "GeForce GT 440" },␊
751␉{ 0x10DE0DE1, "GeForce GT 430" },␊
752␉{ 0x10DE0DE2, "GeForce GT 420" },␊
753␉{ 0x10DE0DE5, "GeForce GT 530" },␊
754␉{ 0x10DE0DEB, "GeForce GT 555M" },␊
755␉{ 0x10DE0DEE, "GeForce GT 415M" },␊
756␉// 0DF0 - 0DFF␉␊
757␉{ 0x10DE0DF0, "GeForce GT 425M" },␊
758␉{ 0x10DE0DF1, "GeForce GT 420M" },␊
759␉{ 0x10DE0DF2, "GeForce GT 435M" },␊
760␉{ 0x10DE0DF3, "GeForce GT 420M" },␊
761␉{ 0x10DE0DF8, "Quadro 600" },␊
762␉{ 0x10DE0DFE, "GF108 ES" },␊
763␉{ 0x10DE0DFF, "GF108 INT" },␊
764␉// 0E00 - 0E0F␊
765␉// 0E10 - 0E1F␊
766␉// 0E20 - 0E2F␊
767␉{ 0x10DE0E21, "D12U-25" },␊
768␉{ 0x10DE0E22, "GeForce GTX 460" },␊
769␉{ 0x10DE0E23, "GeForce GTX 460 SE" },␊
770␉{ 0x10DE0E24, "GeForce GTX 460" },␊
771␉{ 0x10DE0E25, "D12U-50" },␊
772␉// 0E30 - 0E3F␉␊
773␉{ 0x10DE0E30, "GeForce GTX 470M" },␊
774␉{ 0x10DE0E38, "GF104GL" },␊
775␉{ 0x10DE0E3E, "GF104-ES" },␊
776␉{ 0x10DE0E3F, "GF104-INT" },␊
777␉// 0E40 - 0E4F␉␊
778␉// 0E50 - 0E5F␊
779␉// 0E60 - 0E6F␊
780␉// 0E70 - 0E7F␊
781␉// 0E80 - 0E8F␊
782␉// 0E90 - 0E9F␊
783␉// 0EA0 - 0EAF␊
784␉// 0EB0 - 0EBF␊
785␉// 0EC0 - 0ECF␊
786␉// 0ED0 - 0EDF␉␊
787␉// 0EE0 - 0EEF␊
788␉// 0EF0 - 0EFF␊
789␉// 0F00 - 0F0F␊
790␉// 0F10 - 0F1F␊
791␉// 0F20 - 0F2F␊
792␉// 0F30 - 0F3F␊
793␉// 0F40 - 0F4F␊
794␉// 0F50 - 0F5F␊
795␉// 0F60 - 0F6F␊
796␉// 0F70 - 0F7F␊
797␉// 0F80 - 0F8F␊
798␉// 0F90 - 0F9F␊
799␉// 0FA0 - 0FAF␊
800␉// 0FB0 - 0FBF␊
801␉// 0FC0 - 0FCF␊
802␉// 0FD0 - 0FDF␊
803␉// 0FE0 - 0FEF␊
804␉// 0FF0 - 0FFF␊
805␉// 1000 - 100F␊
806␉// 1010 - 101F␊
807␉// 1020 - 102F␊
808␉// 1030 - 103F␊
809␉// 1040 - 104F␊
810␉{ 0x10DE1040, "GeForce GT 520" },␉␊
811␉// 1050 - 105F␊
812␉{ 0x10DE1050, "GeForce GT 520M" },␊
813␉// 1060 - 106F␊
814␉// 1070 - 107F␊
815␉// 1080 - 108F␊
816␉{ 0x10DE1080, "GeForce GTX 580" },␊
817␉{ 0x10DE1081, "GeForce GTX 570" },␊
818␉{ 0x10DE1082, "GeForce GTX 560 Ti" },␊
819␉{ 0x10DE1083, "D13U" },␊
820␉{ 0x10DE1088, "GeForce GTX 590" },␊
821␉// 1090 - 109F␉␊
822␉{ 0x10DE1098, "D13U" },␊
823␉{ 0x10DE109A, "N12E-Q5" },␊
824␉// 10A0 - 10AF␊
825␉// 10B0 - 10BF␊
826␉// 10C0 - 10CF␊
827␉{ 0x10DE10C3, "GeForce 8400 GS" },␊
828␉// 1200 - ␊
829␉{ 0x10DE1200, "GeForce GTX 560 Ti" },␊
830␉{ 0x10DE1244, "GeForce GTX 550 Ti" },␊
831␉{ 0x10DE1245, "GeForce GTS 450" },␉␊
832};␊
833␊
834static uint16_t swap16(uint16_t x)␊
835{␊
836␉return (((x & 0x00FF) << 8) | ((x & 0xFF00) >> 8));␊
837}␊
838␊
839static uint16_t read16(uint8_t *ptr, uint16_t offset)␊
840{␊
841␉uint8_t ret[2];␊
842␉␊
843␉ret[0] = ptr[offset+1];␊
844␉ret[1] = ptr[offset];␊
845␉␊
846␉return *((uint16_t*)&ret);␊
847}␊
848␊
849#if 0␊
850static uint32_t swap32(uint32_t x)␊
851{␊
852␉return ((x & 0x000000FF) << 24) | ((x & 0x0000FF00) << 8 ) | ((x & 0x00FF0000) >> 8 ) | ((x & 0xFF000000) >> 24);␊
853}␊
854␊
855static uint8_t␉read8(uint8_t *ptr, uint16_t offset)␊
856{ ␊
857␉return ptr[offset];␊
858}␊
859␊
860static uint32_t read32(uint8_t *ptr, uint16_t offset)␊
861{␊
862␉uint8_t ret[4];␊
863␉␊
864␉ret[0] = ptr[offset+3];␊
865␉ret[1] = ptr[offset+2];␊
866␉ret[2] = ptr[offset+1];␊
867␉ret[3] = ptr[offset];␊
868␉␊
869␉return *((uint32_t*)&ret);␊
870}␊
871#endif␊
872␊
873static int patch_nvidia_rom(uint8_t *rom)␊
874{␊
875␉if (!rom || (rom[0] != 0x55 && rom[1] != 0xaa)) {␊
876␉␉verbose("False ROM signature: 0x%02x%02x\n", rom[0], rom[1]);␊
877␉␉return PATCH_ROM_FAILED;␊
878␉}␊
879␉␊
880␉uint16_t dcbptr = swap16(read16(rom, 0x36));␊
881␉if(!dcbptr) {␊
882␉␉verbose("no dcb table found\n");␊
883␉␉return PATCH_ROM_FAILED;␊
884␉}␊
885//␉else␊
886//␉␉printf("dcb table at offset 0x%04x\n", dcbptr);␊
887␉ ␊
888␉uint8_t *dcbtable␉␉ = &rom[dcbptr];␊
889␉uint8_t dcbtable_version = dcbtable[0];␊
890␉uint8_t headerlength␉ = 0;␊
891␉uint8_t numentries␉␉ = 0;␊
892␉uint8_t recordlength␉ = 0;␊
893␉␊
894␉if (dcbtable_version >= 0x20)␊
895␉{␊
896␉␉uint32_t sig;␊
897␉␉␊
898␉␉if (dcbtable_version >= 0x30)␊
899␉␉{␊
900␉␉␉headerlength = dcbtable[1];␊
901␉␉␉numentries␉ = dcbtable[2];␊
902␉␉␉recordlength = dcbtable[3];␊
903␉␉␉␊
904␉␉␉sig = *(uint32_t *)&dcbtable[6];␊
905␉␉}␊
906␉␉else␊
907␉␉{␊
908␉␉␉sig = *(uint32_t *)&dcbtable[4];␊
909␉␉␉headerlength = 8;␊
910␉␉}␊
911␉␉␊
912␉␉if (sig != 0x4edcbdcb)␊
913␉␉{␊
914␉␉␉printf("Bad display config block signature (0x%8x)\n", sig); //Azi: issue #48␊
915␉␉␉return PATCH_ROM_FAILED;␊
916␉␉}␊
917␉}␊
918␉else if (dcbtable_version >= 0x14) /* some NV15/16, and NV11+ */␊
919␉{␊
920␉␉char sig[8] = { 0 };␊
921␉␉␊
922␉␉strncpy(sig, (char *)&dcbtable[-7], 7);␊
923␉␉recordlength = 10;␊
924␉␉␊
925␉␉if (strcmp(sig, "DEV_REC"))␊
926␉␉{␊
927␉␉␉printf("Bad Display Configuration Block signature (%s)\n", sig);␊
928␉␉␉return PATCH_ROM_FAILED;␊
929␉␉}␊
930␉}␊
931␉else␊
932␉{␊
933␉␉printf("ERROR: dcbtable_version is 0x%X\n", dcbtable_version);␊
934␉␉return PATCH_ROM_FAILED;␊
935␉}␊
936␉␊
937␉if (numentries >= MAX_NUM_DCB_ENTRIES)␊
938␉␉numentries = MAX_NUM_DCB_ENTRIES;␊
939␉␊
940␉uint8_t num_outputs = 0, i = 0;␊
941␉␊
942␉struct dcbentry␊
943␉{␊
944␉␉uint8_t type;␊
945␉␉uint8_t index;␊
946␉␉uint8_t *heads;␊
947␉} entries[numentries];␊
948␉␊
949␉for (i = 0; i < numentries; i++)␊
950␉{␊
951␉␉uint32_t connection;␊
952␉␉connection = *(uint32_t *)&dcbtable[headerlength + recordlength * i];␊
953␉␉␊
954␉␉/* Should we allow discontinuous DCBs? Certainly DCB I2C tables can be discontinuous */␊
955␉␉if ((connection & 0x0000000f) == 0x0000000f) /* end of records */ ␊
956␉␉␉continue;␊
957␉␉if (connection == 0x00000000) /* seen on an NV11 with DCB v1.5 */ ␊
958␉␉␉continue;␊
959␉␉if ((connection & 0xf) == 0x6) /* we skip type 6 as it doesnt appear on macbook nvcaps */␊
960␉␉␉continue;␊
961␉␉␊
962␉␉entries[num_outputs].type = connection & 0xf;␊
963␉␉entries[num_outputs].index = num_outputs;␊
964␉␉entries[num_outputs++].heads = (uint8_t*)&(dcbtable[(headerlength + recordlength * i) + 1]);␊
965␉}␊
966␉␊
967␉int has_lvds = false;␊
968␉uint8_t channel1 = 0, channel2 = 0;␊
969␉␊
970␉for (i = 0; i < num_outputs; i++)␊
971␉{␊
972␉␉if (entries[i].type == 3)␊
973␉␉{␊
974␉␉␉has_lvds = true;␊
975␉␉␉//printf("found LVDS\n");␊
976␉␉␉channel1 |= ( 0x1 << entries[i].index);␊
977␉␉␉entries[i].type = TYPE_GROUPED;␊
978␉␉}␊
979␉}␊
980␉␊
981␉// if we have a LVDS output, we group the rest to the second channel␊
982␉if (has_lvds)␊
983␉{␊
984␉␉for (i = 0; i < num_outputs; i++)␊
985␉␉{␊
986␉␉␉if (entries[i].type == TYPE_GROUPED)␊
987␉␉␉␉continue;␊
988␉␉␉␊
989␉␉␉channel2 |= ( 0x1 << entries[i].index);␊
990␉␉␉entries[i].type = TYPE_GROUPED;␊
991␉␉}␊
992␉}␊
993␉else␊
994␉{␊
995␉␉int x;␊
996␉␉// we loop twice as we need to generate two channels␊
997␉␉for (x = 0; x <= 1; x++)␊
998␉␉{␊
999␉␉␉for (i=0; i<num_outputs; i++)␊
1000␉␉␉{␊
1001␉␉␉␉if (entries[i].type == TYPE_GROUPED)␊
1002␉␉␉␉␉continue;␊
1003␉␉␉␉// if type is TMDS, the prior output is ANALOG␊
1004␉␉␉␉// we always group ANALOG and TMDS␊
1005␉␉␉␉// if there is a TV output after TMDS, we group it to that channel as well␊
1006␉␉␉␉if (i && entries[i].type == 0x2)␊
1007␉␉␉␉{␊
1008␉␉␉␉␉switch (x)␊
1009␉␉␉␉␉{␊
1010␉␉␉␉␉␉case 0:␊
1011␉␉␉␉␉␉␉//printf("group channel 1\n");␊
1012␉␉␉␉␉␉␉channel1 |= ( 0x1 << entries[i].index);␊
1013␉␉␉␉␉␉␉entries[i].type = TYPE_GROUPED;␊
1014␉␉␉␉␉␉␉␊
1015␉␉␉␉␉␉␉if ((entries[i-1].type == 0x0))␊
1016␉␉␉␉␉␉␉{␊
1017␉␉␉␉␉␉␉␉channel1 |= ( 0x1 << entries[i-1].index);␊
1018␉␉␉␉␉␉␉␉entries[i-1].type = TYPE_GROUPED;␊
1019␉␉␉␉␉␉␉}␊
1020␉␉␉␉␉␉␉// group TV as well if there is one␊
1021␉␉␉␉␉␉␉if ( ((i+1) < num_outputs) && (entries[i+1].type == 0x1) )␊
1022␉␉␉␉␉␉␉{␊
1023␉␉␉␉␉␉␉␉//␉printf("group tv1\n");␊
1024␉␉␉␉␉␉␉␉channel1 |= ( 0x1 << entries[i+1].index);␊
1025␉␉␉␉␉␉␉␉entries[i+1].type = TYPE_GROUPED;␊
1026␉␉␉␉␉␉␉}␊
1027␉␉␉␉␉␉␉break;␊
1028␉␉␉␉␉␉␊
1029␉␉␉␉␉␉case 1:␊
1030␉␉␉␉␉␉␉//printf("group channel 2 : %d\n", i);␊
1031␉␉␉␉␉␉␉channel2 |= ( 0x1 << entries[i].index);␊
1032␉␉␉␉␉␉␉entries[i].type = TYPE_GROUPED;␊
1033␉␉␉␉␉␉␉␊
1034␉␉␉␉␉␉␉if ((entries[i - 1].type == 0x0))␊
1035␉␉␉␉␉␉␉{␊
1036␉␉␉␉␉␉␉␉channel2 |= ( 0x1 << entries[i-1].index);␊
1037␉␉␉␉␉␉␉␉entries[i-1].type = TYPE_GROUPED;␊
1038␉␉␉␉␉␉␉}␊
1039␉␉␉␉␉␉␉// group TV as well if there is one␊
1040␉␉␉␉␉␉␉if ( ((i+1) < num_outputs) && (entries[i+1].type == 0x1) )␊
1041␉␉␉␉␉␉␉{␊
1042␉␉␉␉␉␉␉␉//␉printf("group tv2\n");␊
1043␉␉␉␉␉␉␉␉channel2 |= ( 0x1 << entries[i+1].index);␊
1044␉␉␉␉␉␉␉␉entries[i+1].type = TYPE_GROUPED;␊
1045␉␉␉␉␉␉␉}␊
1046␉␉␉␉␉␉␉break;␊
1047␉␉␉␉␉}␊
1048␉␉␉␉␉break;␊
1049␉␉␉␉}␊
1050␉␉␉}␊
1051␉␉}␊
1052␉}␊
1053␉␊
1054␉// if we have left ungrouped outputs merge them to the empty channel␊
1055␉uint8_t *togroup;// = (channel1 ? (channel2 ? NULL : &channel2) : &channel1);␊
1056␉togroup = &channel2;␊
1057␉␊
1058␉for (i = 0; i < num_outputs; i++)␊
1059␉{␊
1060␉␉if (entries[i].type != TYPE_GROUPED)␊
1061␉␉{␊
1062␉␉␉//printf("%d not grouped\n", i);␊
1063␉␉␉if (togroup)␊
1064␉␉␉{␊
1065␉␉␉␉*togroup |= ( 0x1 << entries[i].index);␊
1066␉␉␉}␊
1067␉␉␉entries[i].type = TYPE_GROUPED;␊
1068␉␉}␊
1069␉}␊
1070␉␊
1071␉if (channel1 > channel2)␊
1072␉{␊
1073␉␉uint8_t buff = channel1;␊
1074␉␉channel1 = channel2;␊
1075␉␉channel2 = buff;␊
1076␉}␊
1077␉␊
1078␉default_NVCAP[6] = channel1;␊
1079␉default_NVCAP[8] = channel2;␊
1080␉␊
1081␉// patching HEADS␊
1082␉for (i = 0; i < num_outputs; i++)␊
1083␉{␊
1084␉␉if (channel1 & (1 << i))␊
1085␉␉{␊
1086␉␉␉*entries[i].heads = 1;␊
1087␉␉}␊
1088␉␉else if(channel2 & (1 << i))␊
1089␉␉{␊
1090␉␉␉*entries[i].heads = 2;␊
1091␉␉}␊
1092␉}␊
1093␉return (has_lvds ? PATCH_ROM_SUCCESS_HAS_LVDS : PATCH_ROM_SUCCESS);␊
1094}␊
1095␊
1096static char *get_nvidia_model(uint32_t id)␊
1097{␊
1098␉int i;␊
1099␉␊
1100␉for (i = 1; i < (sizeof(NVKnownChipsets) / sizeof(NVKnownChipsets[0])); i++) {␊
1101␉␉if (NVKnownChipsets[i].device == id)␊
1102␉␉{␊
1103␉␉␉return NVKnownChipsets[i].name;␊
1104␉␉}␊
1105␉}␊
1106␉return NVKnownChipsets[0].name;␊
1107}␊
1108␊
1109static uint32_t load_nvidia_bios_file(const char *filename, uint8_t *buf, int bufsize)␊
1110{␊
1111␉int fd;␊
1112␉int size;␊
1113␉␊
1114␉if ((fd = open_bvdev("bt(0,0)", filename, 0)) < 0)␊
1115␉{␊
1116␉␉return 0;␊
1117␉}␊
1118␉␊
1119␉size = file_size(fd);␊
1120␉␊
1121␉if (size > bufsize)␊
1122␉{␊
1123␉␉printf("Filesize of %s is bigger than expected! Truncating to 0x%x Bytes!\n",␊
1124␉␉␉␉filename, bufsize);␊
1125␉␉size = bufsize;␊
1126␉}␊
1127␉size = read(fd, (char *)buf, size);␊
1128␉close(fd);␊
1129␉␊
1130␉return size > 0 ? size : 0;␊
1131}␊
1132␊
1133static int devprop_add_nvidia_template(struct DevPropDevice *device)␊
1134{␊
1135␉char tmp[16];␊
1136␉␊
1137␉if (!device)␊
1138␉␉return 0;␊
1139␉␊
1140␉if (!DP_ADD_TEMP_VAL(device, nvidia_compatible_0))␊
1141␉␉return 0;␊
1142␉if (!DP_ADD_TEMP_VAL(device, nvidia_device_type_0))␊
1143␉␉return 0;␊
1144␉if (!DP_ADD_TEMP_VAL(device, nvidia_name_0))␊
1145␉␉return 0;␊
1146␉if (!DP_ADD_TEMP_VAL(device, nvidia_compatible_1))␊
1147␉␉return 0;␊
1148␉if (!DP_ADD_TEMP_VAL(device, nvidia_device_type_1))␊
1149␉␉return 0;␊
1150␉if (!DP_ADD_TEMP_VAL(device, nvidia_name_1))␊
1151␉␉return 0;␊
1152␉if (!DP_ADD_TEMP_VAL(device, nvidia_device_type))␊
1153␉␉return 0;␊
1154␉␊
1155␉// Rek : Dont use sprintf return, it does not WORK !! our custom sprintf() always return 0!␊
1156␉// len = sprintf(tmp, "Slot-%x", devices_number);␊
1157␉sprintf(tmp, "Slot-%x",devices_number);␊
1158␉devprop_add_value(device, "AAPL,slot-name", (uint8_t *) tmp, strlen(tmp));␊
1159␉devices_number++;␊
1160␉␊
1161␉return 1;␊
1162}␊
1163␊
1164int hex2bin(const char *hex, uint8_t *bin, int len)␊
1165{␊
1166␉char␉*p;␊
1167␉int␉␉i;␊
1168␉char␉buf[3];␊
1169␉␊
1170␉if (hex == NULL || bin == NULL || len <= 0 || strlen(hex) != len * 2) {␊
1171␉␉printf("[ERROR] bin2hex input error\n");␊
1172␉␉return -1;␊
1173␉}␊
1174␉␊
1175␉buf[2] = '\0';␊
1176␉p = (char *) hex;␊
1177␉␊
1178␉for (i = 0; i < len; i++)␊
1179␉{␊
1180␉␉if (p[0] == '\0' || p[1] == '\0' || !isxdigit(p[0]) || !isxdigit(p[1])) {␊
1181␉␉␉printf("[ERROR] bin2hex '%s' syntax error\n", hex);␊
1182␉␉␉return -2;␊
1183␉␉}␊
1184␉␉buf[0] = *p++;␊
1185␉␉buf[1] = *p++;␊
1186␉␉bin[i] = (unsigned char) strtoul(buf, NULL, 16);␊
1187␉}␊
1188␉return 0;␊
1189}␊
1190␊
1191unsigned long long mem_detect(volatile uint8_t *regs, uint8_t nvCardType, pci_dt_t *nvda_dev)␊
1192{␊
1193␉unsigned long long vram_size = 0;␊
1194␉␊
1195␉if (nvCardType < NV_ARCH_50)␊
1196␉{␊
1197␉␉vram_size = REG32(NV04_PFB_FIFO_DATA);␊
1198␉␉vram_size &= NV10_PFB_FIFO_DATA_RAM_AMOUNT_MB_MASK;␊
1199␉}␊
1200␉else if (nvCardType < NV_ARCH_C0)␊
1201␉{␊
1202␉␉vram_size = REG32(NV04_PFB_FIFO_DATA);␊
1203␉␉vram_size |= (vram_size & 0xff) << 32;␊
1204␉␉vram_size &= 0xffffffff00ll;␊
1205␉}␊
1206␉else // >= NV_ARCH_C0␊
1207␉{␊
1208␉␉vram_size = REG32(NVC0_MEM_CTRLR_RAM_AMOUNT) << 20;␊
1209␉␉vram_size *= REG32(NVC0_MEM_CTRLR_COUNT);␊
1210␉}␊
1211␉␊
1212␉// Workaround for GT 420/430 & 9600M GT␊
1213␉switch (nvda_dev->device_id)␊
1214␉{␊
1215␉␉case 0x0DE1: vram_size = 1024*1024*1024; break; // GT 430␊
1216␉␉case 0x0DE2: vram_size = 1024*1024*1024; break; // GT 420␊
1217␉␉case 0x0649: vram_size = 512*1024*1024; break;␉// 9600M GT␊
1218␉␉default: break;␊
1219␉}␊
1220␉␊
1221␉return vram_size;␊
1222}␊
1223␊
1224bool setup_nvidia_devprop(pci_dt_t *nvda_dev)␊
1225{␊
1226␉struct DevPropDevice␉*device;␊
1227␉char␉␉␉␉␉*devicepath;␊
1228␉option_rom_pci_header_t *rom_pci_header;␊
1229␉volatile uint8_t␉␉*regs;␊
1230␉uint8_t␉␉␉␉␉*rom;␊
1231␉uint8_t␉␉␉␉␉*nvRom;␊
1232␉uint8_t␉␉␉␉␉nvCardType;␊
1233␉unsigned long long␉␉videoRam;␊
1234␉uint32_t␉␉␉␉nvBiosOveride;␊
1235␉uint32_t␉␉␉␉bar[7];␊
1236␉uint32_t␉␉␉␉boot_display;␊
1237␉int␉␉␉␉␉␉nvPatch;␊
1238␉int␉␉␉␉␉␉len;␊
1239␉char␉␉␉␉␉biosVersion[32];␊
1240␉char␉␉␉␉␉nvFilename[32];␊
1241␉char␉␉␉␉␉kNVCAP[12];␊
1242␉char␉␉␉␉␉*model;␊
1243␉const char␉␉␉␉*value;␊
1244␉bool␉␉␉␉␉doit;␊
1245␉␊
1246␉devicepath = get_pci_dev_path(nvda_dev);␊
1247␉bar[0] = pci_config_read32(nvda_dev->dev.addr, 0x10 );␊
1248␉regs = (uint8_t *) (bar[0] & ~0x0f);␊
1249␉␊
1250␉delay(50);␊
1251␉␉␊
1252␉// get card type␊
1253␉nvCardType = (REG32(0) >> 20) & 0x1ff;␊
1254␉␊
1255␉// Amount of VRAM in kilobytes␊
1256␉videoRam = mem_detect(regs, nvCardType, nvda_dev);␊
1257␉model = get_nvidia_model((nvda_dev->vendor_id << 16) | nvda_dev->device_id);␊
1258␉␊
1259␉verbose("nVidia %s %dMB NV%02x [%04x:%04x] :: %s\n",␊
1260␉␉␉model, (uint32_t)(videoRam / 1024 / 1024),␊
1261␉␉␉(REG32(0) >> 20) & 0x1ff, nvda_dev->vendor_id, nvda_dev->device_id,␊
1262␉␉␉devicepath);␊
1263␉␊
1264␉rom = malloc(NVIDIA_ROM_SIZE);␊
1265␉sprintf(nvFilename, "/Extra/%04x_%04x.rom", (uint16_t)nvda_dev->vendor_id,␊
1266␉␉␉(uint16_t)nvda_dev->device_id);␊
1267␉␊
1268␉if (getBoolForKey(kUseNvidiaROM, &doit, &bootInfo->chameleonConfig) && doit)␊
1269␉{␊
1270␉␉verbose("Looking for nvidia video bios file %s\n", nvFilename);␊
1271␉␉nvBiosOveride = load_nvidia_bios_file(nvFilename, rom, NVIDIA_ROM_SIZE);␊
1272␉␉␊
1273␉␉if (nvBiosOveride > 0)␊
1274␉␉{␊
1275␉␉␉verbose("Using nVidia Video BIOS File %s (%d Bytes)\n", nvFilename, nvBiosOveride);␊
1276␉␉␉DBG("%s Signature 0x%02x%02x %d bytes\n", nvFilename, rom[0], rom[1], nvBiosOveride);␊
1277␉␉}␊
1278␉␉else␊
1279␉␉{␊
1280␉␉␉printf("ERROR: unable to open nVidia Video BIOS File %s\n", nvFilename);␊
1281␉␉␉return false;␊
1282␉␉}␊
1283␉}␊
1284␉else␊
1285␉{␊
1286␉␉// Otherwise read bios from card␊
1287␉␉nvBiosOveride = 0;␊
1288␉␉␊
1289␉␉// TODO: we should really check for the signature before copying the rom, i think.␊
1290␉␉␊
1291␉␉// PRAMIN first␊
1292␉␉nvRom = (uint8_t*)&regs[NV_PRAMIN_OFFSET];␊
1293␉␉bcopy((uint32_t *)nvRom, rom, NVIDIA_ROM_SIZE);␊
1294␉␉␊
1295␉␉// Valid Signature ?␊
1296␉␉if (rom[0] != 0x55 && rom[1] != 0xaa)␊
1297␉␉{␊
1298␉␉␉// PROM next␊
1299␉␉␉// Enable PROM access␊
1300␉␉␉(REG32(NV_PBUS_PCI_NV_20)) = NV_PBUS_PCI_NV_20_ROM_SHADOW_DISABLED;␊
1301␉␉␉␊
1302␉␉␉nvRom = (uint8_t*)&regs[NV_PROM_OFFSET];␊
1303␉␉␉bcopy((uint8_t *)nvRom, rom, NVIDIA_ROM_SIZE);␊
1304␉␉␉␊
1305␉␉␉// disable PROM access␊
1306␉␉␉(REG32(NV_PBUS_PCI_NV_20)) = NV_PBUS_PCI_NV_20_ROM_SHADOW_ENABLED;␊
1307␉␉␉␊
1308␉␉␉// Valid Signature ?␊
1309␉␉␉if (rom[0] != 0x55 && rom[1] != 0xaa)␊
1310␉␉␉{␊
1311␉␉␉␉// 0xC0000 last␊
1312␉␉␉␉bcopy((char *)0xc0000, rom, NVIDIA_ROM_SIZE);␊
1313␉␉␉␉␊
1314␉␉␉␉// Valid Signature ?␊
1315␉␉␉␉if (rom[0] != 0x55 && rom[1] != 0xaa)␊
1316␉␉␉␉{␊
1317␉␉␉␉␉printf("ERROR: Unable to locate nVidia Video BIOS\n");␊
1318␉␉␉␉␉return false;␊
1319␉␉␉␉}␊
1320␉␉␉␉else␊
1321␉␉␉␉{␊
1322␉␉␉␉␉DBG("ROM Address 0x%x Signature 0x%02x%02x\n", nvRom, rom[0], rom[1]);␊
1323␉␉␉␉}␊
1324␉␉␉}␊
1325␉␉␉else␊
1326␉␉␉{␊
1327␉␉␉␉DBG("PROM Address 0x%x Signature 0x%02x%02x\n", nvRom, rom[0], rom[1]);␊
1328␉␉␉}␊
1329␉␉}␊
1330␉␉else␊
1331␉␉{␊
1332␉␉␉DBG("PRAM Address 0x%x Signature 0x%02x%02x\n", nvRom, rom[0], rom[1]);␊
1333␉␉}␊
1334␉}␊
1335␉␊
1336␉if ((nvPatch = patch_nvidia_rom(rom)) == PATCH_ROM_FAILED) {␊
1337␉␉printf("ERROR: nVidia ROM Patching Failed!\n");␊
1338␉␉//return false;␊
1339␉}␊
1340␉␊
1341␉rom_pci_header = (option_rom_pci_header_t*)(rom + *(uint16_t *)&rom[24]);␊
1342␉␊
1343␉// check for 'PCIR' sig␊
1344␉if (rom_pci_header->signature == 0x50434952)␊
1345␉{␊
1346␉␉if (rom_pci_header->device_id != nvda_dev->device_id)␊
1347␉␉{␊
1348␉␉␉// Get Model from the OpROM␊
1349␉␉␉model = get_nvidia_model((rom_pci_header->vendor_id << 16) | rom_pci_header->device_id);␊
1350␉␉}␊
1351␉␉else␊
1352␉␉{␊
1353␉␉␉printf("nVidia incorrect PCI ROM signature: 0x%x\n", rom_pci_header->signature);␊
1354␉␉}␊
1355␉}␊
1356␉␊
1357␉if (!string) {␊
1358␉␉string = devprop_create_string();␊
1359␉}␊
1360␉device = devprop_add_device(string, devicepath);␊
1361␉␊
1362␉/* FIXME: for primary graphics card only */␊
1363␉boot_display = 1;␊
1364␉devprop_add_value(device, "@0,AAPL,boot-display", (uint8_t*)&boot_display, 4);␊
1365␉␊
1366␉if (nvPatch == PATCH_ROM_SUCCESS_HAS_LVDS) {␊
1367␉␉uint8_t built_in = 0x01;␊
1368␉␉devprop_add_value(device, "@0,built-in", &built_in, 1);␊
1369␉}␊
1370␉␊
1371␉// get bios version␊
1372␉const int MAX_BIOS_VERSION_LENGTH = 32;␊
1373␉char* version_str = (char*)malloc(MAX_BIOS_VERSION_LENGTH);␊
1374␉␊
1375␉memset(version_str, 0, MAX_BIOS_VERSION_LENGTH);␊
1376␉␊
1377␉int i, version_start;␊
1378␉int crlf_count = 0;␊
1379␉␊
1380␉// only search the first 384 bytes␊
1381␉for (i = 0; i < 0x180; i++)␊
1382␉{␊
1383␉␉if (rom[i] == 0x0D && rom[i+1] == 0x0A)␊
1384␉␉{␊
1385␉␉␉crlf_count++;␊
1386␉␉␉// second 0x0D0A was found, extract bios version␊
1387␉␉␉if (crlf_count == 2)␊
1388␉␉␉{␊
1389␉␉␉␉if (rom[i-1] == 0x20) i--; // strip last " "␊
1390␉␉␉␉␊
1391␉␉␉␉for (version_start = i; version_start > (i-MAX_BIOS_VERSION_LENGTH); version_start--)␊
1392␉␉␉␉{␊
1393␉␉␉␉␉// find start␊
1394␉␉␉␉␉if (rom[version_start] == 0x00)␊
1395␉␉␉␉␉{␊
1396␉␉␉␉␉␉version_start++;␊
1397␉␉␉␉␉␉␊
1398␉␉␉␉␉␉// strip "Version "␊
1399␉␉␉␉␉␉if (strncmp((const char*)rom+version_start, "Version ", 8) == 0)␊
1400␉␉␉␉␉␉{␊
1401␉␉␉␉␉␉␉version_start += 8;␊
1402␉␉␉␉␉␉}␊
1403␉␉␉␉␉␉␊
1404␉␉␉␉␉␉strncpy(version_str, (const char*)rom+version_start, i-version_start);␊
1405␉␉␉␉␉␉break;␊
1406␉␉␉␉␉}␊
1407␉␉␉␉}␊
1408␉␉␉␉break;␊
1409␉␉␉}␊
1410␉␉}␊
1411␉}␊
1412␉␊
1413␉sprintf(biosVersion, "%s", (nvBiosOveride > 0) ? nvFilename : version_str);␊
1414␉sprintf(kNVCAP, "NVCAP_%04x", nvda_dev->device_id);␊
1415␉␊
1416␉if (getValueForKey(kNVCAP, &value, &len, &bootInfo->chameleonConfig) && len == NVCAP_LEN * 2)␊
1417␉{␊
1418␉␉uint8_t new_NVCAP[NVCAP_LEN];␊
1419␉␉␊
1420␉␉if (hex2bin(value, new_NVCAP, NVCAP_LEN) == 0)␊
1421␉␉{␊
1422␉␉␉verbose("Using user supplied NVCAP for %s :: %s\n", model, devicepath);␊
1423␉␉␉memcpy(default_NVCAP, new_NVCAP, NVCAP_LEN);␊
1424␉␉}␊
1425␉}␊
1426␉␊
1427␉if (getValueForKey(kDcfg0, &value, &len, &bootInfo->chameleonConfig) && len == DCFG0_LEN * 2)␊
1428␉{␊
1429␉␉uint8_t new_dcfg0[DCFG0_LEN];␊
1430␉␉␊
1431␉␉if (hex2bin(value, new_dcfg0, DCFG0_LEN) == 0)␊
1432␉␉{␊
1433␉␉␉memcpy(default_dcfg_0, new_dcfg0, DCFG0_LEN);␊
1434␉␉␉␊
1435␉␉␉verbose("Using user supplied @0,display-cfg\n");␊
1436␉␉␉printf("@0,display-cfg: %02x%02x%02x%02x\n",␊
1437␉␉␉␉ default_dcfg_0[0], default_dcfg_0[1], default_dcfg_0[2], default_dcfg_0[3]);␊
1438␉␉}␊
1439␉}␊
1440␉␊
1441␉if (getValueForKey(kDcfg1, &value, &len, &bootInfo->chameleonConfig) && len == DCFG1_LEN * 2)␊
1442␉{␊
1443␉␉uint8_t new_dcfg1[DCFG1_LEN];␊
1444␉␉␊
1445␉␉if (hex2bin(value, new_dcfg1, DCFG1_LEN) == 0)␊
1446␉␉{␊
1447␉␉␉memcpy(default_dcfg_1, new_dcfg1, DCFG1_LEN);␊
1448␉␉␉␊
1449␉␉␉verbose("Using user supplied @1,display-cfg\n");␊
1450␉␉␉printf("@1,display-cfg: %02x%02x%02x%02x\n",␊
1451␉␉␉␉ default_dcfg_1[0], default_dcfg_1[1], default_dcfg_1[2], default_dcfg_1[3]);␊
1452␉␉}␊
1453␉}␊
1454␉␊
1455#if DEBUG_NVCAP␊
1456␉printf("NVCAP: %02x%02x%02x%02x-%02x%02x%02x%02x-%02x%02x%02x%02x-%02x%02x%02x%02x-%02x%02x%02x%02x\n",␊
1457␉default_NVCAP[0], default_NVCAP[1], default_NVCAP[2], default_NVCAP[3],␊
1458␉default_NVCAP[4], default_NVCAP[5], default_NVCAP[6], default_NVCAP[7],␊
1459␉default_NVCAP[8], default_NVCAP[9], default_NVCAP[10], default_NVCAP[11],␊
1460␉default_NVCAP[12], default_NVCAP[13], default_NVCAP[14], default_NVCAP[15],␊
1461␉default_NVCAP[16], default_NVCAP[17], default_NVCAP[18], default_NVCAP[19]);␊
1462#endif␊
1463␉␊
1464␉devprop_add_nvidia_template(device);␊
1465␉devprop_add_value(device, "NVCAP", default_NVCAP, NVCAP_LEN);␊
1466␉devprop_add_value(device, "NVPM", default_NVPM, NVPM_LEN);␊
1467␉devprop_add_value(device, "VRAM,totalsize", (uint8_t*)&videoRam, 4);␊
1468␉devprop_add_value(device, "model", (uint8_t*)model, strlen(model) + 1);␊
1469␉devprop_add_value(device, "rom-revision", (uint8_t*)biosVersion, strlen(biosVersion) + 1);␊
1470␉devprop_add_value(device, "@0,display-cfg", default_dcfg_0, DCFG0_LEN);␊
1471␉devprop_add_value(device, "@1,display-cfg", default_dcfg_1, DCFG1_LEN);␊
1472␉␊
1473␉//add HDMI Audio back to nvidia␊
1474␉//http://forge.voodooprojects.org/p/chameleon/issues/67/␊
1475//␉uint8_t connector_type_1[]= {0x00, 0x08, 0x00, 0x00};␊
1476//␉devprop_add_value(device, "@1,connector-type",connector_type_1, 4);␊
1477␉//end Nvidia HDMI Audio␊
1478␉␊
1479␉if (getBoolForKey(kVBIOS, &doit, &bootInfo->chameleonConfig) && doit)␊
1480␉{␊
1481␉␉devprop_add_value(device, "vbios", rom, (nvBiosOveride > 0) ? nvBiosOveride : (rom[2] * 512));␊
1482␉}␊
1483␉␊
1484␉stringdata = malloc(sizeof(uint8_t) * string->length);␊
1485␉memcpy(stringdata, (uint8_t*)devprop_generate_string(string), string->length);␊
1486␉stringlength = string->length;␊
1487␉␊
1488␉return true;␊
1489}␊
1490

Archive Download this file

Revision: 1184