Chameleon

Chameleon Svn Source Tree

Root/branches/slice/trunkM/i386/libsaio/smbios_getters.c

1/*␊
2 * Add (c) here␊
3 *␊
4 * Copyright .... All rights reserved.␊
5 *␊
6 */␊
7␊
8#include "smbios_getters.h"␊
9#include "bootstruct.h"␊
10␊
11#ifndef DEBUG_SMBIOS␊
12#define DEBUG_SMBIOS 0␊
13#endif␊
14␊
15#if DEBUG_SMBIOS␊
16#define DBG(x...)␉verbose(x)␊
17#else␊
18#define DBG(x...)␊
19#endif␊
20␊
21//Slice - for ACPI patcher templates␊
22int␉␉ModelLength = 0;␊
23char␉MacModel[8] = "MacBook";␊
24unsigned int ModelRev = 0x00010001;␊
25uint64_t smbios_p;␊
26char*␉gSMBIOSBoardModel;␊
27␊
28bool getProcessorInformationExternalClock(returnType *value)␊
29{␊
30␉value->word = Platform->CPU.FSBFrequency/1000000;␊
31␉return true;␊
32}␊
33␊
34bool getProcessorInformationMaximumClock(returnType *value)␊
35{␊
36␉value->word = Platform->CPU.CPUFrequency/1000000;␊
37␉return true;␊
38}␊
39␊
40bool getSMBOemProcessorBusSpeed(returnType *value)␊
41{␊
42␉value->word = 0;␊
43␉if (Platform->CPU.Vendor == 0x756E6547) // Intel␊
44␉{␉␉␊
45␉␉switch (Platform->CPU.Family) ␊
46␉␉{␊
47␉␉␉case 0x06:␊
48␉␉␉{␊
49␉␉␉␉switch (Platform->CPU.Model)␊
50␉␉␉␉{␊
51␉␉␉␉␉case 0x0D:␉␉␉␉␉// ???␊
52␉␉␉␉␉case CPU_MODEL_YONAH:␉␉// Intel Mobile Core Solo, Duo␊
53␉␉␉␉␉case CPU_MODEL_MEROM:␉␉// Intel Mobile Core 2 Solo, Duo, Xeon 30xx, Xeon 51xx, Xeon X53xx, Xeon E53xx, Xeon X32xx␊
54␉␉␉␉␉case CPU_MODEL_PENRYN:␉␉// Intel Core 2 Solo, Duo, Quad, Extreme, Xeon X54xx, Xeon X33xx␊
55␉␉␉␉␉case CPU_MODEL_ATOM:␉␉// Intel Atom (45nm)␊
56␉␉␉␉␉␉value->word = ((Platform->CPU.FSBFrequency * 4)/1000000); //Slice␊
57␉␉␉␉␉␉return true;␊
58␊
59␉␉␉␉␉case 0x19:␉␉␉␉␉// ??? Intel Core i5 650 @3.20 GHz ␊
60␉␉␉␉␉case CPU_MODEL_NEHALEM:␉␉// Intel Core i7, Xeon W35xx, Xeon X55xx, Xeon E55xx LGA1366 (45nm)␊
61␉␉␉␉␉case CPU_MODEL_FIELDS:␉␉// Intel Core i5, i7, Xeon X34xx LGA1156 (45nm)␊
62␉␉␉␉␉case CPU_MODEL_DALES:␊
63␉␉␉␉␉case CPU_MODEL_DALES_32NM:␉// Intel Core i3, i5 LGA1156 (32nm)␊
64␉␉␉␉␉case CPU_MODEL_WESTMERE:␉// Intel Core i7, Xeon X56xx, Xeon E56xx, Xeon W36xx LGA1366 (32nm) 6 Core␊
65␉␉␉␉␉case CPU_MODEL_NEHALEM_EX:␉// Intel Xeon X75xx, Xeon X65xx, Xeon E75xx, Xeon E65x␊
66␉␉␉␉␉case CPU_MODEL_WESTMERE_EX:␉// Intel Xeon E7␊
67␉␉␉␉␉case CPU_MODEL_SANDY:␊
68␉␉␉␉␉case CPU_MODEL_SANDY_XEON:␉␊
69␉␉␉␉␉{␊
70␉␉␉␉␉␉// thanks to dgobe for i3/i5/i7 bus speed detection␊
71␉␉␉␉␉␉int nhm_bus = 0x3F;␊
72␉␉␉␉␉␉static long possible_nhm_bus[] = {0xFF, 0x7F, 0x3F};␊
73␉␉␉␉␉␉unsigned long did, vid;␊
74␉␉␉␉␉␉int i;␊
75␉␉␉␉␉␉␊
76␉␉␉␉␉␉// Nehalem supports Scrubbing␊
77␉␉␉␉␉␉// First, locate the PCI bus where the MCH is located␊
78␉␉␉␉␉␉for(i = 0; i < sizeof(possible_nhm_bus); i++)␊
79␉␉␉␉␉␉{␊
80␉␉␉␉␉␉␉vid = pci_config_read16(PCIADDR(possible_nhm_bus[i], 3, 4), 0x00);␊
81␉␉␉␉␉␉␉did = pci_config_read16(PCIADDR(possible_nhm_bus[i], 3, 4), 0x02);␊
82␉␉␉␉␉␉␉vid &= 0xFFFF;␊
83␉␉␉␉␉␉␉did &= 0xFF00;␊
84␉␉␉␉␉␉␉␊
85␉␉␉␉␉␉␉if(vid == 0x8086 && did >= 0x2C00)␊
86␉␉␉␉␉␉␉␉nhm_bus = possible_nhm_bus[i]; ␊
87␉␉␉␉␉␉}␊
88␉␉␉␉␉␉␊
89␉␉␉␉␉␉unsigned long qpimult, qpibusspeed;␊
90␉␉␉␉␉␉qpimult = pci_config_read32(PCIADDR(nhm_bus, 2, 1), 0x50);␊
91␉␉␉␉␉␉qpimult &= 0x7F;␊
92␉␉␉␉␉␉DBG("qpimult %d\n", qpimult);␊
93␉␉␉␉␉␉qpibusspeed = (qpimult * 2 * (Platform->CPU.FSBFrequency/1000000));␊
94␉␉␉␉␉␉// Rek: rounding decimals to match original mac profile info␊
95␉␉␉␉␉␉if (qpibusspeed%100 != 0)qpibusspeed = ((qpibusspeed+50)/100)*100;␊
96␉␉␉␉␉␉DBG("qpibusspeed %d\n", qpibusspeed);␊
97␉␉␉␉␉␉value->word = qpibusspeed;␊
98␉␉␉␉␉␉return true;␊
99␉␉␉␉␉}␊
100␉␉␉␉}␊
101␉␉␉}␊
102␉␉}␊
103␉}␊
104␉return false;␊
105}␊
106␊
107uint16_t simpleGetSMBOemProcessorType(void)␊
108{␊
109␉if (Platform->CPU.NoCores >= 4) ␊
110␉{␊
111␉␉return 0x0501;␉// Quad-Core Xeon␊
112␉}␊
113␉else if (Platform->CPU.NoCores == 1) ␊
114␉{␊
115␉␉return 0x0201;␉// Core Solo␊
116␉};␊
117␉␊
118␉return 0x0301;␉␉// Core 2 Duo␊
119}␊
120␊
121bool getSMBOemProcessorType(returnType *value)␊
122{␊
123␉static bool done = false;␉␉␊
124␉␉␊
125␉value->word = simpleGetSMBOemProcessorType();␊
126␊
127␉if (Platform->CPU.Vendor == 0x756E6547) // Intel␊
128␉{␊
129␉␉if (!done)␊
130␉␉{␊
131␉␉␉verbose("CPU is %s, family 0x%x, model 0x%x\n", Platform->CPU.BrandString, Platform->CPU.Family, Platform->CPU.Model);␊
132␉␉␉done = true;␊
133␉␉}␊
134␉␉␊
135␉␉switch (Platform->CPU.Family) ␊
136␉␉{␊
137␉␉␉case 0x06:␊
138␉␉␉{␊
139␉␉␉␉switch (Platform->CPU.Model)␊
140␉␉␉␉{␊
141␉␉␉␉␉case 0x0D:␉␉␉␉␉␉␉// ???␊
142␉␉␉␉␉case CPU_MODEL_YONAH:␉␉␉␉// Intel Mobile Core Solo, Duo␊
143␉␉␉␉␉case CPU_MODEL_MEROM:␉␉␉␉// Intel Mobile Core 2 Solo, Duo, Xeon 30xx, Xeon 51xx, Xeon X53xx, Xeon E53xx, Xeon X32xx␊
144␉␉␉␉␉case CPU_MODEL_PENRYN:␉␉␉␉// Intel Core 2 Solo, Duo, Quad, Extreme, Xeon X54xx, Xeon X33xx␊
145␉␉␉␉␉case CPU_MODEL_ATOM:␉␉␉␉// Intel Atom (45nm)␊
146␉␉␉␉␉␉return true;␊
147␊
148␉␉␉␉␉case CPU_MODEL_NEHALEM:␉␉␉␉// Intel Core i7, Xeon W35xx, Xeon X55xx, Xeon E55xx LGA1366 (45nm)␊
149␉␉␉␉␉␉if (strstr(Platform->CPU.BrandString, "Xeon(R)"))␊
150␉␉␉␉␉␉␉value->word = 0x0501;␉␉␉// Xeon ␊
151␉␉␉␉␉␉else␊
152␉␉␉␉␉␉␉value->word = 0x0701;␉␉␉// Core i7␊
153␊
154␉␉␉␉␉␉return true;␊
155␊
156␉␉␉␉␉case CPU_MODEL_FIELDS:␉␉␉␉// Intel Core i5, i7, Xeon X34xx LGA1156 (45nm)␊
157␉␉␉␉␉␉if (strstr(Platform->CPU.BrandString, "Core(TM) i5"))␊
158␉␉␉␉␉␉␉value->word = 0x0601;␉␉␉// Core i5␊
159␉␉␉␉␉␉else␊
160␉␉␉␉␉␉␉value->word = 0x0701;␉␉␉// Core i7␊
161␉␉␉␉␉␉return true;␊
162␊
163␉␉␉␉␉case CPU_MODEL_DALES:␊
164␉␉␉␉␉␉if (strstr(Platform->CPU.BrandString, "Core(TM) i5"))␊
165␉␉␉␉␉␉␉value->word = 0x0601;␉␉␉// Core i5␊
166␉␉␉␉␉␉else␊
167␉␉␉␉␉␉␉value->word = 0x0701;␉␉␉// Core i7␊
168␉␉␉␉␉␉return true;␊
169␊
170␉␉␉␉␉case CPU_MODEL_SANDY:␉␉␉␉// Intel Core i3, i5, i7 LGA1155 (32nm)␊
171 case CPU_MODEL_SANDY_XEON:␉␉␉// Intel Xeon E3␊
172␉␉␉␉␉case CPU_MODEL_DALES_32NM:␉␉␉// Intel Core i3, i5 LGA1156 (32nm)␊
173␉␉␉␉␉␉if (strstr(Platform->CPU.BrandString, "Core(TM) i3"))␊
174␉␉␉␉␉␉␉value->word = 0x0901;␉␉␉// Core i3␊
175␉␉␉␉␉␉else␊
176␉␉␉␉␉␉␉if (strstr(Platform->CPU.BrandString, "Core(TM) i5"))␊
177␉␉␉␉␉␉␉␉value->word = 0x0601;␉␉// Core i5␊
178␉␉␉␉␉␉␉else␊
179␉␉␉␉␉␉␉␉value->word = 0x0701;␉␉// Core i7␊
180␉␉␉␉␉␉return true;␊
181␊
182␉␉␉␉␉case CPU_MODEL_WESTMERE:␉␉␉// Intel Core i7, Xeon X56xx, Xeon E56xx, Xeon W36xx LGA1366 (32nm) 6 Core␊
183␉␉␉␉␉case CPU_MODEL_WESTMERE_EX:␉␉␉// Intel Xeon E7␊
184␉␉␉␉␉␉value->word = 0x0501;␉␉␉␉// Core i7␊
185␉␉␉␉␉␉return true;␊
186␊
187␉␉␉␉␉case 0x19:␉␉␉␉␉␉␉// ??? Intel Core i5 650 @3.20 GHz␊
188␉␉␉␉␉␉value->word = 0x0601;␉␉␉␉// Core i5␊
189␉␉␉␉␉␉return true;␊
190␉␉␉␉}␊
191␉␉␉}␊
192␉␉}␊
193␉}␊
194␉␊
195␉return false;␊
196}␊
197␊
198bool getSMBMemoryDeviceMemoryType(returnType *value)␊
199{␊
200␉static int idx = -1;␊
201␉int␉map;␊
202␊
203␉idx++;␊
204␉if (idx < MAX_RAM_SLOTS)␊
205␉{␊
206␉␉map = Platform->DMI.DIMM[idx];␊
207␉␉if (Platform->RAM.DIMM[map].InUse && Platform->RAM.DIMM[map].Type != 0)␊
208␉␉{␊
209␉␉␉DBG("RAM Detected Type = %d\n", Platform->RAM.DIMM[map].Type);␊
210␉␉␉value->byte = Platform->RAM.DIMM[map].Type;␊
211␉␉␉return true;␊
212␉␉}␊
213␉}␊
214␉␊
215␉return false;␊
216//␉value->byte = SMB_MEM_TYPE_DDR2;␊
217//␉return true;␊
218}␊
219␊
220bool getSMBMemoryDeviceMemorySpeed(returnType *value)␊
221{␊
222␉static int idx = -1;␊
223␉int␉map;␊
224␊
225␉idx++;␊
226␉if (idx < MAX_RAM_SLOTS)␊
227␉{␊
228␉␉map = Platform->DMI.DIMM[idx];␊
229␉␉if (Platform->RAM.DIMM[map].InUse && Platform->RAM.DIMM[map].Frequency != 0)␊
230␉␉{␊
231␉␉␉DBG("RAM Detected Freq = %d Mhz\n", Platform->RAM.DIMM[map].Frequency);␊
232␉␉␉value->dword = Platform->RAM.DIMM[map].Frequency;␊
233␉␉␉return true;␊
234␉␉}␊
235␉}␊
236␊
237␉return false;␊
238//␉value->dword = 800;␊
239//␉return true;␊
240}␊
241␊
242bool getSMBMemoryDeviceManufacturer(returnType *value)␊
243{␊
244␉static int idx = -1;␊
245␉int␉map;␊
246␊
247␉idx++;␊
248␉if (idx < MAX_RAM_SLOTS)␊
249␉{␊
250␉␉map = Platform->DMI.DIMM[idx];␊
251␉␉if (Platform->RAM.DIMM[map].InUse && strlen(Platform->RAM.DIMM[map].Vendor) > 0)␊
252␉␉{␊
253␉␉␉DBG("RAM Detected Vendor[%d]='%s'\n", idx, Platform->RAM.DIMM[map].Vendor);␊
254␉␉␉value->string = Platform->RAM.DIMM[map].Vendor;␊
255␉␉␉return true;␊
256␉␉}␊
257␉}␊
258␊
259␉if (!bootInfo->memDetect)␊
260␉␉return false;␊
261␉value->string = NOT_AVAILABLE;␊
262␉return true;␊
263}␊
264␉␊
265bool getSMBMemoryDeviceSerialNumber(returnType *value)␊
266{␊
267␉static int idx = -1;␊
268␉int␉map;␊
269␊
270␉idx++;␊
271␊
272 DBG("getSMBMemoryDeviceSerialNumber index: %d, MAX_RAM_SLOTS: %d\n",idx,MAX_RAM_SLOTS);␊
273␊
274␉if (idx < MAX_RAM_SLOTS)␊
275␉{␊
276␉␉map = Platform->DMI.DIMM[idx];␊
277␉␉if (Platform->RAM.DIMM[map].InUse && strlen(Platform->RAM.DIMM[map].SerialNo) > 0)␊
278␉␉{␊
279␉␉␉DBG("map=%d, RAM Detected SerialNo[%d]='%s'\n", map, idx, Platform->RAM.DIMM[map].SerialNo);␊
280␉␉␉value->string = Platform->RAM.DIMM[map].SerialNo;␊
281␉␉␉return true;␊
282␉␉}␊
283␉}␊
284␊
285␉if (!bootInfo->memDetect)␊
286␉␉return false;␊
287␉value->string = NOT_AVAILABLE;␊
288␉return true;␊
289}␊
290␊
291bool getSMBMemoryDevicePartNumber(returnType *value)␊
292{␊
293␉static int idx = -1;␊
294␉int␉map;␊
295␊
296␉idx++;␊
297␉if (idx < MAX_RAM_SLOTS)␊
298␉{␊
299␉␉map = Platform->DMI.DIMM[idx];␊
300␉␉if (Platform->RAM.DIMM[map].InUse && strlen(Platform->RAM.DIMM[map].PartNo) > 0)␊
301␉␉{␊
302␉␉␉DBG("map=%d, RAM Detected PartNo[%d]='%s'\n", map, idx, Platform->RAM.DIMM[map].PartNo);␊
303␉␉␉value->string = Platform->RAM.DIMM[map].PartNo;␊
304␉␉␉return true;␊
305␉␉}␊
306␉}␊
307␊
308␉if (!bootInfo->memDetect)␊
309␉␉return false;␊
310␉value->string = NOT_AVAILABLE;␊
311␉return true;␊
312}␊
313␊
314␊
315// getting smbios addr with fast compare ops, late checksum testing ...␊
316#define COMPARE_DWORD(a,b) ( *((uint32_t *) a) == *((uint32_t *) b) )␊
317static const char * const SMTAG = "_SM_";␊
318static const char* const DMITAG = "_DMI_";␊
319␊
320SMBEntryPoint *getAddressOfSmbiosTable(void)␊
321{␊
322␉SMBEntryPoint␉*smbios;␊
323␉/* ␊
324␉ * The logic is to start at 0xf0000 and end at 0xfffff iterating 16 bytes at a time looking␊
325␉ * for the SMBIOS entry-point structure anchor (literal ASCII "_SM_").␊
326␉ */␊
327␉smbios = (SMBEntryPoint*)SMBIOS_RANGE_START;␊
328␉while (smbios <= (SMBEntryPoint *)SMBIOS_RANGE_END) {␊
329␉␉if (COMPARE_DWORD(smbios->anchor, SMTAG) && ␊
330␉␉␉COMPARE_DWORD(smbios->dmi.anchor, DMITAG) &&␊
331␉␉␉smbios->dmi.anchor[4] == DMITAG[4] &&␊
332␉␉␉checksum8(smbios, sizeof(SMBEntryPoint)) == 0)␊
333␉ {␊
334␉␉␉return smbios;␊
335␉ }␊
336␉␉smbios = (SMBEntryPoint*)(((char*)smbios) + 16);␊
337␉}␊
338␉printf("ERROR: Unable to find SMBIOS!\n");␊
339␉pause();␊
340␉return NULL;␊
341}␊
342␊
343void getSmbiosMacModel(void)␊
344{␊
345#define MAX_MODEL_LEN␉32␊
346␉␊
347␉//Slice - I want to use MacModel for ACPITables so I need char* representation␊
348␉const char␉*value = getStringForKey("SMproductname", &bootInfo->smbiosConfig);␊
349␉int i, n=0, first=0, rev1=0, rev2=0;␉␉␊
350␉for (i=0; i<8; i++) ␊
351␉{␊
352␉␉char c = value[i];␊
353␉␉if (isalpha(c))␊
354␉␉{␊
355␉␉␉MacModel[i]=c;␊
356␉␉␉n++;␊
357␉␉} else ␊
358␉␉␉if ((c) >= '0' && (c) <= '9')␊
359␉␉␉{␊
360␉␉␉␉if (first)␊
361␉␉␉␉{␊
362␉␉␉␉␉rev1 = rev1 * 10 + (int)(c) & 0xf;␊
363␉␉␉␉} else␊
364␉␉␉␉␉rev2 = rev2 * 10 + (int)(c) & 0xf;␊
365␉␉␉} else ␊
366␉␉␉␉first = 1;␊
367␉␉//␉␉␉␉printf("char=%c first=%d rev1=%d rev2=%d\n", c, first, rev1, rev2);␊
368␉}␊
369␉for (i=n; i<8; i++) {␊
370␉␉MacModel[i] = 0x20;␊
371␉}␊
372␉ModelRev = (rev2 << 16) + rev1;␊
373␉//␉␉ModelLength = (len + 1) * 2;␊
374␉//␉␉printf("Model=%s %08x\n", MacModel, ModelRev);␊
375␉//␉␉getc();␊
376␉␊
377}␊
378␊
379//static struct SMBEntryPoint *orig = NULL; // cached␊
380//static struct SMBEntryPoint *patched = NULL; // cached␊
381void getSmbiosProductName()␊
382{␊
383␉//␉struct SMBEntryPoint␉*smbios;␊
384␉SMBSystemInformation␉*p;␊
385␉char*␉␉␉␉␉tempString;␊
386␉int␉␉␉␉␉␉tmpLen;␊
387␉␊
388␉//␉smbios = getSmbios(SMBIOS_ORIGINAL);␊
389␉//␉if (smbios==NULL) return 0; ␊
390␉␊
391␉p = (SMBSystemInformation*) FindFirstDmiTableOfType(1, 0x19); // Type 1: (3.3.2) System Information␊
392␉if (p==NULL) return; // NULL;␊
393␉␊
394␉tempString = (char*)smbiosStringAtIndex((SMBStructHeader*)p, p->productName, &tmpLen);␊
395␉tempString[tmpLen] = 0;␊
396␉␊
397␉gSMBIOSBoardModel = malloc(tmpLen + 1);␊
398␉if(gSMBIOSBoardModel)␊
399␉{␊
400␉␉strncpy(gSMBIOSBoardModel, tempString, tmpLen);␊
401␉␉Node* node = DT__FindNode("/", false);␊
402␉␉DT__AddProperty(node, "orig-model", tmpLen, gSMBIOSBoardModel);␊
403␉}␊
404␉verbose("Actual model name is '%s'\n", tempString);␊
405}␊
406␊
407const char * smbiosStringAtIndex(SMBStructHeader* smHeader, int index, int* length )␊
408{␊
409 const char * last = 0;␊
410 const char * next = (const char *) smHeader + smHeader->length;␊
411␉␊
412 if ( length ) *length = 0;␊
413 while ( index-- )␊
414 {␊
415 last = 0;␊
416␉␉const char * cp = 0;␊
417␉␉for ( cp = next; *cp || cp[1]; cp++ )␊
418 {␊
419 if ( *cp == '\0' )␊
420 {␊
421 last = next;␊
422 next = cp + 1;␊
423 break;␊
424 }␊
425 }␊
426 if ( last == 0 ) break;␊
427 }␊
428␉␊
429 if ( last )␊
430 {␊
431 while (*last == ' ') last++;␊
432 if (length)␊
433 {␊
434 UInt8 len;␊
435 for ( len = next - last - 1; len && last[len - 1] == ' '; len-- )␊
436 ;␊
437 *length = len; // number of chars not counting the terminating NULL␊
438 }␊
439 }␊
440␉␊
441 return last ? last : "";␊
442}␊
443␊
444//Slice␊
445//#define MEGA 1000000LL - now in platform.h␊
446void scan_cpu_DMI(void) //PlatformInfo_t *p)␊
447{␊
448␉// int i=0;␊
449␉int maxClock = 0;␊
450 SMBStructHeader * dmihdr = NULL; ␊
451 SMBProcessorInformation* cpuInfo; // Type 4␊
452␉␊
453␉for (dmihdr = FindFirstDmiTableOfType(4, 30); dmihdr; dmihdr = FindNextDmiTableOfType(4, 30)) ␊
454␉{␊
455␉␉cpuInfo = (SMBProcessorInformation*)dmihdr;␊
456␉␉if (cpuInfo->processorType != 3) { // CPU␊
457␉␉␉continue;␊
458␉␉}␊
459␉␉//TODO validate␊
460#if DEBUG_SMBIOS␉␊
461␉␉msglog("Platform CPU Info:\n FSB=%d\n MaxSpeed=%d\n CurrentSpeed=%d\n", Platform->CPU.FSBFrequency/MEGA, Platform->CPU.TSCFrequency/MEGA, Platform->CPU.CPUFrequency/MEGA);␊
462␉␉␊
463␉␉if ((cpuInfo->externalClock) && (cpuInfo->externalClock < 400)) { //<400MHz␊
464␉␉␉Platform->CPU.FSBFrequency = (cpuInfo->externalClock) * MEGA;␊
465␉␉}␊
466␉␉maxClock = cpuInfo->maximumClock;␊
467␉␉if (cpuInfo->maximumClock < cpuInfo->currentClock) {␊
468␉␉␉maxClock = cpuInfo->currentClock;␊
469␉␉}␊
470␉␉if ((maxClock) && (maxClock < 10000)) { //<10GHz␊
471␉␉␉Platform->CPU.TSCFrequency = maxClock * MEGA;␊
472␉␉}␊
473␉␉if ((cpuInfo->currentClock) && (cpuInfo->currentClock < 10000)) { //<10GHz␊
474␉␉␉Platform->CPU.CPUFrequency = cpuInfo->currentClock * MEGA;␊
475␉␉}␊
476#endif␊
477␉␉maxClock = cpuInfo->maximumClock;␊
478␉␉msglog("DMI CPU Info:\n FSB=%d\n MaxSpeed=%d\n CurrentSpeed=%d\n", cpuInfo->externalClock, maxClock, cpuInfo->currentClock);␊
479␉␉msglog("DMI CPU Info 2:\n Family=%x\n Socket=%x\n Cores=%d Enabled=%d Threads=%d\n", cpuInfo->processorFamily, cpuInfo->processorUpgrade, cpuInfo->coreCount, cpuInfo->coreEnabled, cpuInfo->Threads);␊
480#if 1 //NOTYET␊
481␉␉if ((cpuInfo->coreCount) && (cpuInfo->coreCount<Platform->CPU.NoCores)) {␊
482␉␉␉if (cpuInfo->coreEnabled < cpuInfo->coreCount) {␊
483␉␉␉␉cpuInfo->coreCount = cpuInfo->coreEnabled;␊
484␉␉␉}␊
485␉␉␉Platform->CPU.NoCores = cpuInfo->coreCount;␊
486␉␉}␊
487␉␉if ((cpuInfo->Threads) && (cpuInfo->Threads<Platform->CPU.NoThreads)) {␉␉␊
488␉␉␉Platform->CPU.NoThreads = cpuInfo->Threads;␊
489␉␉}␊
490#endif␊
491␉␉␊
492␉␉return;␊
493␉}␊
494␉␊
495␉return;␊
496}␊
497

Archive Download this file

Revision: 1201