Chameleon

Chameleon Svn Source Tree

Root/branches/azimutz/trunkGraphicsEnablerModules/i386/modules/GraphicsEnabler/AMDGraphicsEnabler/ati.c

1/*
2 * ATI Graphics Card Enabler, part of the Chameleon Boot Loader Project
3 *
4 * Copyright 2010 by Islam M. Ahmed Zaid. All rights reserved.
5 *
6 */
7
8#include "libsa.h"
9#include "saio_internal.h"
10#include "bootstruct.h"
11#include "pci.h"
12#include "platform.h"
13#include "device_inject.h"
14#include "ati_reg.h"
15
16#define OFFSET_TO_GET_ATOMBIOS_STRINGS_START 0x6e
17
18#define kUseAtiROM"UseAtiROM"
19#define kAtiConfig"AtiConfig"
20#define kAtiPorts"AtiPorts"
21#define kATYbinimage"ATYbinimage"
22
23#define Reg32(reg)(*(volatile uint32_t *)(card->mmio + reg))
24#define RegRead32(reg)(Reg32(reg))
25#define RegWrite32(reg, value)(Reg32(reg) = value)
26
27typedef enum {
28kNul,
29kStr,
30kPtr,
31kCst
32} type_t;
33
34typedef enum {
35CHIP_FAMILY_UNKNOW,
36/* IGP */
37CHIP_FAMILY_RS600,
38CHIP_FAMILY_RS690,
39CHIP_FAMILY_RS740,
40CHIP_FAMILY_RS780,
41CHIP_FAMILY_RS880,
42/* R600 */
43CHIP_FAMILY_R600,
44CHIP_FAMILY_RV610,
45CHIP_FAMILY_RV620,
46CHIP_FAMILY_RV630,
47CHIP_FAMILY_RV635,
48CHIP_FAMILY_RV670,
49/* R700 */
50CHIP_FAMILY_RV710,
51CHIP_FAMILY_RV730,
52CHIP_FAMILY_RV740,
53CHIP_FAMILY_RV770,
54/* Evergreen */
55CHIP_FAMILY_CEDAR,
56CHIP_FAMILY_CYPRESS,
57CHIP_FAMILY_HEMLOCK,
58CHIP_FAMILY_JUNIPER,
59CHIP_FAMILY_REDWOOD,
60/* Northern Islands */
61CHIP_FAMILY_BARTS,
62CHIP_FAMILY_CAICOS,
63CHIP_FAMILY_CAYMAN,
64CHIP_FAMILY_TURKS,
65CHIP_FAMILY_LAST
66} chip_family_t;
67
68static const char *chip_family_name[] = {
69"UNKNOW",
70/* IGP */
71"RS600",
72"RS690",
73"RS740",
74"RS780",
75"RS880",
76/* R600 */
77"R600",
78"RV610",
79"RV620",
80"RV630",
81"RV635",
82"RV670",
83/* R700 */
84"RV710",
85"RV730",
86"RV740",
87"RV770",
88/* Evergreen */
89"Cedar",
90"Cypress",
91"Hemlock",
92"Juniper",
93"Redwood",
94/* Northern Islands */
95"Barts",
96"Caicos",
97"Cayman",
98"Turks",
99""
100};
101
102typedef struct {
103const char*name;
104uint8_tports;
105} card_config_t;
106
107static card_config_t card_configs[] = {
108{NULL,0},
109{"Alopias",2},
110{"Alouatta",4},
111{"Baboon",3},
112{"Cardinal",2},
113{"Caretta",1},
114{"Colobus",2},
115{"Douc",2},
116{"Eulemur",3},
117{"Flicker",3},
118{"Galago",2},
119{"Gliff",3},
120{"Hoolock",3},
121{"Hypoprion",2},
122{"Iago",2},
123{"Kakapo",3},
124{"Kipunji",4},
125{"Lamna",2},
126{"Langur",3},
127{"Megalodon",3},
128{"Motmot",2},
129{"Nomascus",5},
130{"Orangutan",2},
131{"Peregrine",2},
132{"Quail",3},
133{"Raven",3},
134{"Shrike",3},
135{"Sphyrna",1},
136{"Triakis",2},
137{"Uakari",4},
138{"Vervet",4},
139{"Zonalis",6},
140{"Pithecia",3},
141{"Bulrushes",6},
142{"Cattail",4},
143{"Hydrilla",5},
144{"Duckweed",4},
145{"Fanwort",4},
146{"Elodea",5},
147{"Kudzu",2},
148{"Gibba",5},
149{"Lotus",3},
150{"Ipomoea",3},
151{"Mangabey",2},
152{"Muskgrass",4},
153{"Juncus",4}
154};
155
156typedef enum {
157kNull,
158kAlopias,
159kAlouatta,
160kBaboon,
161kCardinal,
162kCaretta,
163kColobus,
164kDouc,
165kEulemur,
166kFlicker,
167kGalago,
168kGliff,
169kHoolock,
170kHypoprion,
171kIago,
172kKakapo,
173kKipunji,
174kLamna,
175kLangur,
176kMegalodon,
177kMotmot,
178kNomascus,
179kOrangutan,
180kPeregrine,
181kQuail,
182kRaven,
183kShrike,
184kSphyrna,
185kTriakis,
186kUakari,
187kVervet,
188kZonalis,
189kPithecia,
190kBulrushes,
191kCattail,
192kHydrilla,
193kDuckweed,
194kFanwort,
195kElodea,
196kKudzu,
197kGibba,
198kLotus,
199kIpomoea,
200kMangabey,
201kMuskgrass,
202kJuncus,
203kCfgEnd
204} config_name_t;
205
206typedef struct {
207uint16_tdevice_id;
208uint32_tsubsys_id;
209chip_family_tchip_family;
210const char*model_name;
211config_name_tcfg_name;
212uint8_tmax_ports;
213} radeon_card_info_t;
214
215static radeon_card_info_t radeon_cards[] = {
216
217// Earlier cards are not supported
218//
219// Layout is device_id, subsys_id (subsystem id plus vendor id), chip_family_name, display name, frame buffer
220// Cards are grouped by device id and vendor id then sorted by subsystem id to make it easier to add new cards
221//
222{ 0x9400,0x25521002, CHIP_FAMILY_R600,"ATI Radeon HD 2900 XT",kNull, 0 },
223{ 0x9400,0x30001002, CHIP_FAMILY_R600,"ATI Radeon HD 2900 PRO",kNull, 0 },
224
225{ 0x9440,0x24401682, CHIP_FAMILY_RV770,"ATI Radeon HD 4870",kMotmot, 0 },
226{ 0x9440,0x24411682, CHIP_FAMILY_RV770,"ATI Radeon HD 4870",kMotmot, 0 },
227{ 0x9440,0x24441682, CHIP_FAMILY_RV770,"ATI Radeon HD 4870",kMotmot, 0 },
228{ 0x9440,0x24451682, CHIP_FAMILY_RV770,"ATI Radeon HD 4870",kMotmot, 0 },
229
230{ 0x9441,0x24401682, CHIP_FAMILY_RV770,"ATI Radeon HD 4870 X2",kMotmot, 0 },
231
232{ 0x9442,0x080110B0, CHIP_FAMILY_RV770,"ATI Radeon HD 4850",kMotmot, 0 },
233
234{ 0x9442,0x24701682, CHIP_FAMILY_RV770,"ATI Radeon HD 4850",kMotmot, 0 },
235{ 0x9442,0x24711682, CHIP_FAMILY_RV770,"ATI Radeon HD 4850",kMotmot, 0 },
236
237{ 0x9442,0xE104174B, CHIP_FAMILY_RV770,"ATI Radeon HD 4850",kMotmot, 0 },
238
239{ 0x944A,0x30001043, CHIP_FAMILY_RV770,"ATI Radeon HD 4800 Series",kMotmot, 0 },
240
241{ 0x944A,0x30001458, CHIP_FAMILY_RV770,"ATI Radeon HD 4800 Series",kMotmot, 0 },
242
243{ 0x944A,0x30001462, CHIP_FAMILY_RV770,"ATI Radeon HD 4800 Series",kMotmot, 0 },
244
245{ 0x944A,0x30001545, CHIP_FAMILY_RV770,"ATI Radeon HD 4800 Series",kMotmot, 0 },
246
247{ 0x944A,0x30001682, CHIP_FAMILY_RV770,"ATI Radeon HD 4800 Series",kMotmot, 0 },
248
249{ 0x944A,0x3000174B, CHIP_FAMILY_RV770,"ATI Radeon HD 4800 Series",kMotmot, 0 },
250
251{ 0x944A,0x30001787, CHIP_FAMILY_RV770,"ATI Radeon HD 4800 Series",kMotmot, 0 },
252
253{ 0x944A,0x300017AF, CHIP_FAMILY_RV770,"ATI Radeon HD 4800 Series",kMotmot, 0 },
254
255{ 0x944C,0x24801682, CHIP_FAMILY_RV770,"ATI Radeon HD 4830",kMotmot, 0 },
256{ 0x944C,0x24811682, CHIP_FAMILY_RV770,"ATI Radeon HD 4830",kMotmot, 0 },
257
258{ 0x944E,0x3260174B, CHIP_FAMILY_RV770,"ATI Radeon HD 4810 Series",kMotmot, 0 },
259{ 0x944E,0x3261174B, CHIP_FAMILY_RV770,"ATI Radeon HD 4810 series",kMotmot, 0 },
260
261{ 0x944E,0x30001787, CHIP_FAMILY_RV770,"ATI Radeon HD 4730 Series",kMotmot, 0 },
262{ 0x944E,0x30101787, CHIP_FAMILY_RV770,"ATI Radeon HD 4810 Series",kMotmot, 0 },
263{ 0x944E,0x31001787, CHIP_FAMILY_RV770,"ATI Radeon HD 4820",kMotmot, 0 },
264
265{ 0x9480,0x3628103C, CHIP_FAMILY_RV730,"ATI Radeon HD 4650M",kGliff, 2 },
266
267{ 0x9480,0x9035104D, CHIP_FAMILY_RV730,"ATI Radeon HD 4650M",kGliff, 0 },
268
269{ 0x9490,0x4710174B, CHIP_FAMILY_RV730,"ATI Radeon HD 4710",kNull, 0 },
270
271{ 0x9490,0x20031787, CHIP_FAMILY_RV730,"ATI Radeon HD 4670",kFlicker, 0 },
272{ 0x9490,0x30501787, CHIP_FAMILY_RV730,"ATI Radeon HD 4710",kNull, 0 },
273
274{ 0x9490,0x300017AF, CHIP_FAMILY_RV730,"ATI Radeon HD 4710",kNull, 0 },
275
276{ 0x9498,0x21CF1458, CHIP_FAMILY_RV730,"ATI Radeon HD 4600 Series",kNull, 0 },
277
278{ 0x9498,0x24511682, CHIP_FAMILY_RV730,"ATI Radeon HD 4650",kNull, 0 },
279{ 0x9498,0x24521682, CHIP_FAMILY_RV730,"ATI Radeon HD 4650",kNull, 0 },
280{ 0x9498,0x24541682, CHIP_FAMILY_RV730,"ATI Radeon HD 4650",kNull, 0 },
281{ 0x9498,0x29331682, CHIP_FAMILY_RV730,"ATI Radeon HD 4670",kNull, 0 },
282{ 0x9498,0x29341682, CHIP_FAMILY_RV730,"ATI Radeon HD 4670",kNull, 0 },
283
284{ 0x9498,0x30501787, CHIP_FAMILY_RV730,"ATI Radeon HD 4700",kNull, 0 },
285{ 0x9498,0x31001787, CHIP_FAMILY_RV730,"ATI Radeon HD 4720",kNull, 0 },
286
287{ 0x94B3,0x0D001002, CHIP_FAMILY_RV740,"ATI Radeon HD 4770",kFlicker, 0 },
288
289{ 0x94B3,0x29001682, CHIP_FAMILY_RV740,"ATI Radeon HD 4770",kFlicker, 0 },
290
291{ 0x94B3,0x1170174B, CHIP_FAMILY_RV740,"ATI Radeon HD 4770",kFlicker, 0 },
292
293{ 0x94C1,0x0D021002, CHIP_FAMILY_RV610,"ATI Radeon HD 2400 XT",kNull, 0 },
294{ 0x94C1,0x10021002, CHIP_FAMILY_RV610,"ATI Radeon HD 2400 Pro",kNull, 0 },
295
296{ 0x94C1,0x0D021028, CHIP_FAMILY_RV610,"ATI Radeon HD 2400 XT",kNull, 0 },
297
298{ 0x94C1,0x21741458, CHIP_FAMILY_RV610,"ATI Radeon HD 2400 XT",kNull, 0 },
299
300{ 0x94C1,0x10331462, CHIP_FAMILY_RV610,"ATI Radeon HD 2400 XT",kNull, 0 },
301{ 0x94C1,0x10401462, CHIP_FAMILY_RV610,"ATI Radeon HD 2400 XT",kNull, 0 },
302{ 0x94C1,0x11101462, CHIP_FAMILY_RV610,"ATI Radeon HD 2400 XT",kNull, 0 },
303
304{ 0x94C3,0x03421002, CHIP_FAMILY_RV610,"ATI Radeon HD 2400 PRO",kNull, 0 },
305
306{ 0x94C3,0x30001025, CHIP_FAMILY_RV610,"ATI Radeon HD 2350 Series",kNull, 0 },
307
308{ 0x94C3,0x03021028, CHIP_FAMILY_RV610,"ATI Radeon HD 2400 PRO",kNull, 0 },
309{ 0x94C3,0x04021028, CHIP_FAMILY_RV610,"ATI Radeon HD 2400 PRO",kNull, 0 },
310
311{ 0x94C3,0x216A1458, CHIP_FAMILY_RV610,"ATI Radeon HD 2400 PRO",kNull, 0 },
312{ 0x94C3,0x21721458, CHIP_FAMILY_RV610,"ATI Radeon HD 2400 PRO",kNull, 0 },
313{ 0x94C3,0x30001458, CHIP_FAMILY_RV610,"ATI Radeon HD 3410",kNull, 0 },
314
315{ 0x94C3,0x10321462, CHIP_FAMILY_RV610,"ATI Radeon HD 2400 PRO",kNull, 0 },
316{ 0x94C3,0x10411462, CHIP_FAMILY_RV610,"ATI Radeon HD 2400",kNull, 0 },
317{ 0x94C3,0x11041462, CHIP_FAMILY_RV610,"ATI Radeon HD 2400",kNull, 0 },
318{ 0x94C3,0x11051462, CHIP_FAMILY_RV610,"ATI Radeon HD 2400",kNull, 0 },
319{ 0x94C3,0x30001462, CHIP_FAMILY_RV610,"ATI Radeon HD 3410",kNull, 0 },
320
321{ 0x94C3,0x2247148C, CHIP_FAMILY_RV610,"ATI Radeon HD 2400 LE",kNull, 0 },
322{ 0x94C3,0x3000148C, CHIP_FAMILY_RV610,"ATI Radeon HD 2350 Series",kNull, 0 },
323
324{ 0x94C3,0x30001642, CHIP_FAMILY_RV610,"ATI Radeon HD 3410",kNull, 0 },
325{ 0x94C3,0x37161642, CHIP_FAMILY_RV610,"ATI Radeon HD 2400 PRO",kNull, 0 },
326
327{ 0x94C3,0x3000174B, CHIP_FAMILY_RV610,"ATI Radeon HD 2350 Series",kNull, 0 },
328{ 0x94C3,0xE370174B, CHIP_FAMILY_RV610,"ATI Radeon HD 2400 PRO",kNull, 0 },
329{ 0x94C3,0xE400174B, CHIP_FAMILY_RV610,"ATI Radeon HD 2400 PRO",kNull, 0 },
330
331{ 0x94C3,0x203817AF, CHIP_FAMILY_RV610,"ATI Radeon HD 2400",kNull, 0 },
332
333{ 0x94C3,0x22471787, CHIP_FAMILY_RV610,"ATI Radeon HD 2400 LE",kNull, 0 },
334{ 0x94C3,0x30001787, CHIP_FAMILY_RV610,"ATI Radeon HD 2350 Series",kNull, 0 },
335
336{ 0x94C3,0x01011A93, CHIP_FAMILY_RV610,"Qimonda Radeon HD 2400 PRO",kNull, 0 },
337
338{ 0x9501,0x25421002, CHIP_FAMILY_RV670,"ATI Radeon HD 3870",kNull, 0 },
339{ 0x9501,0x30001002, CHIP_FAMILY_RV670,"ATI Radeon HD 3690",kNull, 0 },
340
341{ 0x9501,0x3000174B, CHIP_FAMILY_RV670,"Sapphire Radeon HD 3690",kNull, 0 },
342{ 0x9501,0x4750174B, CHIP_FAMILY_RV670,"ATI Radeon HD 4750",kNull, 0 },
343
344{ 0x9501,0x30001787, CHIP_FAMILY_RV670,"ATI Radeon HD 3690",kNull, 0 },
345
346{ 0x9505,0x25421002, CHIP_FAMILY_RV670,"ATI Radeon HD 3850",kNull, 0 },
347{ 0x9505,0x30001002, CHIP_FAMILY_RV670,"ATI Radeon HD 3690",kNull, 0 },
348
349{ 0x9505,0x30011043, CHIP_FAMILY_RV670,"ATI Radeon HD 4730",kNull, 0 },
350
351{ 0x9505,0x3000148C, CHIP_FAMILY_RV670,"ATI Radeon HD 3850",kNull, 0 },
352{ 0x9505,0x3001148C, CHIP_FAMILY_RV670,"ATI Radeon HD 4730",kNull, 0 },
353{ 0x9505,0x3002148C, CHIP_FAMILY_RV670,"ATI Radeon HD 4730",kNull, 0 },
354{ 0x9505,0x3003148C, CHIP_FAMILY_RV670,"ATI Radeon HD 4750",kNull, 0 },
355{ 0x9505,0x3004148C, CHIP_FAMILY_RV670,"ATI Radeon HD 4750",kNull, 0 },
356
357{ 0x9505,0x3000174B, CHIP_FAMILY_RV670,"Sapphire Radeon HD 3690",kNull, 0 },
358{ 0x9505,0x3001174B, CHIP_FAMILY_RV670,"ATI Radeon HD 4750",kNull, 0 },
359{ 0x9505,0x3010174B, CHIP_FAMILY_RV670,"ATI Radeon HD 4750",kNull, 0 },
360{ 0x9505,0x4730174B, CHIP_FAMILY_RV670,"ATI Radeon HD 4730",kNull, 0 },
361
362{ 0x9505,0x30001787, CHIP_FAMILY_RV670,"ATI Radeon HD 3690",kNull, 0 },
363{ 0x9505,0x301017AF, CHIP_FAMILY_RV670,"ATI Radeon HD 4750",kNull, 0 },
364
365{ 0x9540,0x4590174B, CHIP_FAMILY_RV710,"ATI Radeon HD 4590",kNull, 0 },
366
367{ 0x9540,0x30501787, CHIP_FAMILY_RV710,"ATI Radeon HD 4590",kNull, 0 },
368
369{ 0x954F,0x29201682, CHIP_FAMILY_RV710,"ATI Radeon HD 4550",kNull, 0 },
370{ 0x954F,0x29211682, CHIP_FAMILY_RV710,"ATI Radeon HD 4550",kNull, 0 },
371{ 0x954F,0x30901682, CHIP_FAMILY_RV710,"XFX Radeon HD 4570",kNull, 0 },
372
373{ 0x954F,0x30501787, CHIP_FAMILY_RV710,"ATI Radeon HD 4450",kNull, 0 },
374{ 0x954F,0x31001787, CHIP_FAMILY_RV710,"ATI Radeon HD 4520",kNull, 0 },
375
376{ 0x954F,0x3000174B, CHIP_FAMILY_RV710,"ATI Radeon HD 4520",kNull, 0 },
377{ 0x954F,0x4450174B, CHIP_FAMILY_RV710,"ATI Radeon HD 4450",kNull, 0 },
378{ 0x954F,0x4570174B, CHIP_FAMILY_RV710,"Sapphire Radeon HD 4570",kNull, 0 },
379{ 0x954F,0xE990174B, CHIP_FAMILY_RV710,"Sapphire Radeon HD 4350",kNull, 0 },
380
381{ 0x954F,0x301017AF, CHIP_FAMILY_RV710,"ATI Radeon HD 4450",kNull, 0 },
382
383{ 0x9552,0x04341028, CHIP_FAMILY_RV710,"ATI Mobility Radeon 4330",kShrike, 2 },
384
385{ 0x9552,0x308B103C, CHIP_FAMILY_RV710,"ATI Mobility Radeon HD 4300 Series", kShrike, 0 },
386
387{ 0x9552,0x3000148C, CHIP_FAMILY_RV710,"ATI Radeon HD 4300/4500 Series",kNull, 0 },
388
389{ 0x9552,0x3000174B, CHIP_FAMILY_RV710,"ATI Radeon HD 4300/4500 Series",kNull, 0 },
390
391{ 0x9552,0x30001787, CHIP_FAMILY_RV710,"ATI Radeon HD 4300/4500 Series",kNull, 0 },
392
393{ 0x9552,0x300017AF, CHIP_FAMILY_RV710,"ATI Radeon HD 4300/4500 Series",kNull, 0 },
394
395{ 0x9553,0x18751043, CHIP_FAMILY_RV710,"ATI Mobility Radeon HD 4570",kShrike, 0 },
396{ 0x9553,0x1B321043, CHIP_FAMILY_RV710,"ATI Mobility Radeon HD 4570",kShrike, 0 },
397
398{ 0x9581,0x95811002, CHIP_FAMILY_RV630,"ATI Radeon HD 3600 Series",kNull, 0 },
399
400{ 0x9581,0x3000148C, CHIP_FAMILY_RV630,"ATI Radeon HD 3600 Series",kNull, 0 },
401
402{ 0x9583,0x3000148C, CHIP_FAMILY_RV630,"ATI Radeon HD 3600 Series",kNull, 0 },
403
404{ 0x9588,0x01021A93, CHIP_FAMILY_RV630,"Qimonda Radeon HD 2600 XT",kNull, 0 },
405
406{ 0x9589,0x30001462, CHIP_FAMILY_RV630,"ATI Radeon HD 3610",kNull, 0 },
407
408{ 0x9589,0x30001642, CHIP_FAMILY_RV630,"ATI Radeon HD 3610",kNull, 0 },
409
410{ 0x9589,0x0E41174B, CHIP_FAMILY_RV630,"ATI Radeon HD 3600 Series",kNull, 0 },
411
412{ 0x9589,0x30001787, CHIP_FAMILY_RV630,"ATI Radeon HD 3600 Series",kNull, 0 },
413
414{ 0x9589,0x01001A93, CHIP_FAMILY_RV630,"Qimonda Radeon HD 2600 PRO",kNull, 0 },
415
416{ 0x9591,0x2303148C, CHIP_FAMILY_RV635,"ATI Radeon HD 3600 Series",kNull, 0 },
417//Azi: most of the 9598 are rv630, according to http://developer.amd.com/gpu_assets/ATI_Device_IDs_xxx_xx.txt
418{ 0x9598,0xB3831002, CHIP_FAMILY_RV635,"ATI All-in-Wonder HD",kNull, 0 },
419
420{ 0x9598,0x30001043, CHIP_FAMILY_RV635,"HD3730",kNull, 0 },
421{ 0x9598,0x30011043, CHIP_FAMILY_RV635,"ATI Radeon HD 4570",kNull, 0 },
422
423{ 0x9598,0x3000148C, CHIP_FAMILY_RV635,"ATI Radeon HD 3730",kNull, 0 },
424{ 0x9598,0x3001148C, CHIP_FAMILY_RV635,"ATI Radeon HD 4580",kNull, 0 },
425{ 0x9598,0x3031148C, CHIP_FAMILY_RV635,"ATI Radeon HD 4570",kNull, 0 },
426
427{ 0x9598,0x30001545, CHIP_FAMILY_RV635,"VisionTek Radeon HD 2600 XT",kNull, 0 },
428{ 0x9598,0x30011545, CHIP_FAMILY_RV635,"VisionTek Radeon HD 2600 Pro",kNull, 0 },
429
430{ 0x9598,0x3000174B, CHIP_FAMILY_RV635,"Sapphire Radeon HD 3730",kNull, 0 },
431{ 0x9598,0x3001174B, CHIP_FAMILY_RV635,"Sapphire Radeon HD 3750",kNull, 0 },
432{ 0x9598,0x4570174B, CHIP_FAMILY_RV635,"ATI Radeon HD 4570",kNull, 0 },
433{ 0x9598,0x4580174B, CHIP_FAMILY_RV635,"ATI Radeon HD 4580",kNull, 0 },
434{ 0x9598,0x4610174B, CHIP_FAMILY_RV635,"ATI Radeon HD 4610",kNull, 0 },
435
436{ 0x9598,0x300117AF, CHIP_FAMILY_RV635,"ATI Radeon HD 3750",kNull, 0 },
437{ 0x9598,0x301017AF, CHIP_FAMILY_RV635,"ATI Radeon HD 4570",kNull, 0 },
438{ 0x9598,0x301117AF, CHIP_FAMILY_RV635,"ATI Radeon HD 4580",kNull, 0 },
439
440{ 0x9598,0x30501787, CHIP_FAMILY_RV635,"ATI Radeon HD 4610",kNull, 0 },
441
442{ 0x95C0,0x3000148C, CHIP_FAMILY_RV620,"ATI Radeon HD 3550",kNull, 0 },
443
444{ 0x95C0,0xE3901745, CHIP_FAMILY_RV620,"ATI Radeon HD 3550",kNull, 0 },
445
446{ 0x95C0,0x3000174B, CHIP_FAMILY_RV620,"Sapphire Radeon HD 3550",kNull, 0 },
447{ 0x95C0,0x3002174B, CHIP_FAMILY_RV620,"ATI Radeon HD 3570",kNull, 0 },
448{ 0x95C0,0x3020174B, CHIP_FAMILY_RV620,"ATI Radeon HD 4250",kNull, 0 },
449
450{ 0x95C5,0x3000148C, CHIP_FAMILY_RV620,"ATI Radeon HD 3450",kNull, 0 },
451{ 0x95C5,0x3001148C, CHIP_FAMILY_RV620,"ATI Radeon HD 3550",kNull, 0 },
452{ 0x95C5,0x3002148C, CHIP_FAMILY_RV620,"ATI Radeon HD 4230",kNull, 0 },
453{ 0x95C5,0x3003148C, CHIP_FAMILY_RV620,"ATI Radeon HD 4250",kNull, 0 },
454{ 0x95C5,0x3032148C, CHIP_FAMILY_RV620,"ATI Radeon HD 4250",kNull, 0 },
455{ 0x95C5,0x3033148C, CHIP_FAMILY_RV620,"ATI Radeon HD 4230",kNull, 0 },
456
457{ 0x95C5,0x3010174B, CHIP_FAMILY_RV620,"ATI Radeon HD 4250",kNull, 0 },
458{ 0x95C5,0x4250174B, CHIP_FAMILY_RV620,"ATI Radeon HD 4250",kNull, 0 },
459
460{ 0x95C5,0x30501787, CHIP_FAMILY_RV620,"ATI Radeon HD 4250",kNull, 0 },
461
462{ 0x95C5,0x301017AF, CHIP_FAMILY_RV620,"ATI Radeon HD 4230",kNull, 0 },
463
464{ 0x95C5,0x01041A93, CHIP_FAMILY_RV620,"Qimonda Radeon HD 3450",kNull, 0 },
465{ 0x95C5,0x01051A93, CHIP_FAMILY_RV620,"Qimonda Radeon HD 3450",kNull, 0 },
466
467/* Evergreen */
468{ 0x6898,0x0B001002, CHIP_FAMILY_CYPRESS,"ATI Radeon HD 5870",kZonalis, 0 },
469
470{ 0x6898,0x032E1043, CHIP_FAMILY_CYPRESS,"ATI Radeon HD 5870",kUakari, 0 },
471
472{ 0x6898,0x00D0106B, CHIP_FAMILY_CYPRESS,"ATI Radeon HD 5870",kLangur, 0 },
473
474{ 0x6898,0xE140174B, CHIP_FAMILY_CYPRESS,"ATI Radeon HD 5870",kUakari, 0 },
475
476{ 0x6898,0x29611682, CHIP_FAMILY_CYPRESS,"ATI Radeon HD 5870",kUakari, 0 },
477
478{ 0x6899,0x21E41458, CHIP_FAMILY_CYPRESS,"ATI Radeon HD 5850",kUakari, 0 },
479
480{ 0x6899,0xE140174B, CHIP_FAMILY_CYPRESS,"ATI Radeon HD 5850",kUakari, 0 },
481
482{ 0x6899,0x200A1787, CHIP_FAMILY_CYPRESS,"ATI Radeon HD 5850",kUakari, 0 },
483{ 0x6899,0x22901787, CHIP_FAMILY_CYPRESS,"ATI Radeon HD 5850",kUakari, 0 },
484
485{ 0x689C,0x03521043, CHIP_FAMILY_HEMLOCK,"ASUS ARES",kUakari, 0 },
486{ 0x689C,0x039E1043, CHIP_FAMILY_HEMLOCK,"ASUS EAH5870 Series",kUakari, 0 },
487
488{ 0x689C,0x30201682, CHIP_FAMILY_HEMLOCK,"ATI Radeon HD 5970",kUakari, 0 },
489
490{ 0x68A1,0x144D103C,CHIP_FAMILY_CYPRESS,"ATI Mobility Radeon HD 5800",kNomascus, 0 }, // Oswaldini
491
492{ 0x68A8,0x050E1025, CHIP_FAMILY_CYPRESS,"AMD Radeon HD 6850M",kUakari, 0 }, // issue #89, Suxx
493
494{ 0x68B8,0x00CF106B, CHIP_FAMILY_JUNIPER,"ATI Radeon HD 5770",kHoolock, 0 },
495
496{ 0x68B8,0x29901682, CHIP_FAMILY_JUNIPER,"ATI Radeon HD 5770",kVervet, 0 },
497{ 0x68B8,0x29911682, CHIP_FAMILY_JUNIPER,"ATI Radeon HD 5770",kVervet, 0 },
498
499{ 0x68B8,0x1482174B, CHIP_FAMILY_JUNIPER,"ATI Radeon HD 5770",kVervet, 0 },
500{ 0x68B8,0xE147174B, CHIP_FAMILY_JUNIPER,"ATI Radeon HD 5770",kVervet, 0 },
501
502{ 0x68B8,0x21D71458, CHIP_FAMILY_JUNIPER,"ATI Radeon HD 5770",kVervet, 0 },
503
504{ 0x68B8,0x200B1787, CHIP_FAMILY_JUNIPER,"ATI Radeon HD 5770",kVervet, 0 },
505{ 0x68B8,0x22881787, CHIP_FAMILY_JUNIPER,"ATI Radeon HD 5770",kVervet, 0 },
506
507{ 0x68C0,0x1594103C, CHIP_FAMILY_REDWOOD,"AMD Radeon HD 6570M",kNull, 0 }, // issue #91
508
509{ 0x68C0,0x392717AA, CHIP_FAMILY_REDWOOD,"ATI Mobility Radeon HD 5730",kNull, 0 }, // BB
510//Azi: from Slice { 0x100268C0, "ATI Radeon 5670 Series", "Galago"}
511// http://www.insanelymac.com/forum/index.php?s=&showtopic=255866&view=findpost&p=1695482
512{ 0x68C1,0x033E1025, CHIP_FAMILY_REDWOOD,"ATI Mobility Radeon HD 5650",kNull, 0 },
513
514{ 0x68C8,0x2306103C, CHIP_FAMILY_REDWOOD,"ATI FirePro V4800 (FireGL)",kNull, 0 }, // ophtha72
515
516{ 0x68D8,0x03561043, CHIP_FAMILY_REDWOOD,"ATI Radeon HD 5670",kBaboon, 0 },
517
518{ 0x68D8,0x21D91458, CHIP_FAMILY_REDWOOD,"ATI Radeon HD 5670",kBaboon, 0 },
519
520{ 0x68D8,0x5690174B, CHIP_FAMILY_REDWOOD,"ATI Radeon HD 5690",kNull, 0 },
521{ 0x68D8,0x5730174B, CHIP_FAMILY_REDWOOD,"ATI Radeon HD 5730",kNull, 0 },
522{ 0x68D8,0xE151174B, CHIP_FAMILY_REDWOOD,"ATI Radeon HD 5670",kBaboon, 0 },
523
524{ 0x68D8,0x30001787, CHIP_FAMILY_REDWOOD,"ATI Radeon HD 5730",kNull, 0 },
525
526{ 0x68D8,0x301017AF, CHIP_FAMILY_REDWOOD,"ATI Radeon HD 5730",kNull, 0 },
527{ 0x68D8,0x301117AF, CHIP_FAMILY_REDWOOD,"ATI Radeon HD 5690",kNull, 0 },
528
529{ 0x68D9,0x301017AF, CHIP_FAMILY_REDWOOD,"ATI Radeon HD 5630",kNull, 0 },
530
531{ 0x68DA,0x5630174B, CHIP_FAMILY_REDWOOD,"ATI Radeon HD 5630",kNull, 0 },
532
533{ 0x68DA,0x30001787, CHIP_FAMILY_REDWOOD,"ATI Radeon HD 5630",kNull, 0 },
534
535{ 0x68DA,0x301017AF, CHIP_FAMILY_REDWOOD,"ATI Radeon HD 5630",kNull, 0 },
536
537{ 0x68E0,0x04561028, CHIP_FAMILY_CEDAR,"ATI Radeon HD 5470M",kEulemur, 0 },
538
539{ 0x68E0,0x1433103C, CHIP_FAMILY_CEDAR,"ATI Radeon HD 5470M",kEulemur, 0 },
540
541{ 0x68E1,0x1426103C, CHIP_FAMILY_CEDAR,"ATI Radeon HD 5430M",kEulemur, 0 },
542
543{ 0x68F9,0x5470174B, CHIP_FAMILY_CEDAR,"ATI Radeon HD 5470",kNull, 0 },
544{ 0x68F9,0x5490174B, CHIP_FAMILY_CEDAR,"ATI Radeon HD 5490",kNull, 0 },
545{ 0x68F9,0x5530174B, CHIP_FAMILY_CEDAR,"ATI Radeon HD 5530",kNull, 0 },
546
547{ 0x68F9,0x20091787, CHIP_FAMILY_CEDAR,"ATI Radeon HD 5450",kEulemur, 0 },
548{ 0x68F9,0x22911787, CHIP_FAMILY_CEDAR,"ATI Radeon HD 5450",kEulemur, 0 },
549{ 0x68F9,0x30001787, CHIP_FAMILY_CEDAR,"ATI Radeon HD 5470",kNull, 0 },
550{ 0x68F9,0x30011787, CHIP_FAMILY_CEDAR,"ATI Radeon HD 5530",kNull, 0 },
551{ 0x68F9,0x30021787, CHIP_FAMILY_CEDAR,"ATI Radeon HD 5490",kNull, 0 },
552
553{ 0x68F9,0x301117AF, CHIP_FAMILY_CEDAR,"ATI Radeon HD 5470",kNull, 0 },
554{ 0x68F9,0x301217AF, CHIP_FAMILY_CEDAR,"ATI Radeon HD 5490",kNull, 0 },
555{ 0x68F9,0x301317AF, CHIP_FAMILY_CEDAR,"ATI Radeon HD 5470",kNull, 0 },
556
557/* Northen Islands */
558{ 0x6718,0x0B001002, CHIP_FAMILY_CAYMAN,"AMD Radeon HD 6970",kNull, 0 },
559{ 0x6718,0x67181002, CHIP_FAMILY_CAYMAN,"AMD Radeon HD 6970",kNull, 0 },
560
561{ 0x6718,0x31301682, CHIP_FAMILY_CAYMAN,"AMD Radeon HD 6970",kNull, 0 },
562
563{ 0x6738,0x67381002, CHIP_FAMILY_BARTS,"AMD Radeon HD 6870",kDuckweed, 0 },
564
565{ 0x6739,0x67391002, CHIP_FAMILY_BARTS,"AMD Radeon HD 6850",kDuckweed, 0 },
566
567{ 0x6739,0x21F81458, CHIP_FAMILY_BARTS,"AMD Radeon HD 6850",kDuckweed, 0 },
568
569{ 0x6740,0x1657103C, CHIP_FAMILY_TURKS,"AMD Radeon HD 6770M",kNull, 0 }, // bebegoat
570
571{ 0x6741,0x050E1025, CHIP_FAMILY_TURKS,"AMD Radeon HD 6650M",kNull, 0 }, // issue 121
572{ 0x6741,0x05131025, CHIP_FAMILY_TURKS,"AMD Radeon HD 6650M",kNull, 0 }, // Nai22
573
574{ 0x6741,0x1646103C, CHIP_FAMILY_TURKS,"AMD Radeon HD 6750M",kNull, 0 }, // issue 88
575
576{ 0x6741,0x9080104D,CHIP_FAMILY_TURKS,"AMD Radeon HD 6630M",kNull, , 0 },
577
578{ 0x6759,0xE193174B, CHIP_FAMILY_TURKS,"AMD Radeon HD 6570",kNull, 0 },
579
580{ 0x6760,0x1CB21043, CHIP_FAMILY_RV730,"AMD Radeon HD 6470M",kNull, 0 },
581
582/* standard/default models */
583{ 0x9400,0x00000000, CHIP_FAMILY_R600,"ATI Radeon HD 2900 XT",kNull, 0 },
584{ 0x9405,0x00000000, CHIP_FAMILY_R600,"ATI Radeon HD 2900 GT",kNull, 0 },
585
586{ 0x9440,0x00000000, CHIP_FAMILY_RV770,"ATI Radeon HD 4800 Series",kMotmot, 0 },
587{ 0x9441,0x00000000, CHIP_FAMILY_RV770,"ATI Radeon HD 4870 X2",kMotmot, 0 },
588{ 0x9442,0x00000000, CHIP_FAMILY_RV770,"ATI Radeon HD 4800 Series",kMotmot, 0 },
589{ 0x9443,0x00000000, CHIP_FAMILY_RV770,"ATI Radeon HD 4850 X2",kMotmot, 0 },
590{ 0x944C,0x00000000, CHIP_FAMILY_RV770,"ATI Radeon HD 4800 Series",kMotmot, 0 },
591{ 0x944E,0x00000000, CHIP_FAMILY_RV770,"ATI Radeon HD 4700 Series",kMotmot, 0 },
592
593{ 0x9450,0x00000000, CHIP_FAMILY_RV770,"AMD FireStream 9270",kMotmot, 0 },
594{ 0x9452,0x00000000, CHIP_FAMILY_RV770,"AMD FireStream 9250",kMotmot, 0 },
595
596{ 0x9460,0x00000000, CHIP_FAMILY_RV770,"ATI Radeon HD 4800 Series",kMotmot, 0 },
597{ 0x9462,0x00000000, CHIP_FAMILY_RV770,"ATI Radeon HD 4800 Series",kMotmot, 0 },
598
599{ 0x9490,0x00000000, CHIP_FAMILY_RV730,"ATI Radeon HD 4600 Series",kFlicker, 0 },
600{ 0x9498,0x00000000, CHIP_FAMILY_RV730,"ATI Radeon HD 4600 Series",kFlicker, 0 },
601
602{ 0x94B3,0x00000000, CHIP_FAMILY_RV740,"ATI Radeon HD 4770",kFlicker, 0 },
603{ 0x94B4,0x00000000, CHIP_FAMILY_RV740,"ATI Radeon HD 4700 Series",kFlicker, 0 },
604{ 0x94B5,0x00000000, CHIP_FAMILY_RV740,"ATI Radeon HD 4770",kFlicker, 0 },
605
606{ 0x94C1,0x00000000, CHIP_FAMILY_RV610,"ATI Radeon HD 2400 Series",kIago, 0 },
607{ 0x94C3,0x00000000, CHIP_FAMILY_RV610,"ATI Radeon HD 2400 Series",kIago, 0 },
608{ 0x94C7,0x00000000, CHIP_FAMILY_RV610,"ATI Radeon HD 2350",kIago, 0 },
609{ 0x94CC,0x00000000, CHIP_FAMILY_RV610,"ATI Radeon HD 2400 Series",kIago, 0 },
610
611{ 0x9501,0x00000000, CHIP_FAMILY_RV670,"ATI Radeon HD 3800 Series",kMegalodon, 0 },
612{ 0x9505,0x00000000, CHIP_FAMILY_RV670,"ATI Radeon HD 3800 Series",kMegalodon, 0 },
613{ 0x9507,0x00000000, CHIP_FAMILY_RV670,"ATI Radeon HD 3830",kMegalodon, 0 },
614{ 0x950F,0x00000000, CHIP_FAMILY_RV670,"ATI Radeon HD 3870 X2",kMegalodon, 0 },
615
616{ 0x9513,0x00000000, CHIP_FAMILY_RV670,"ATI Radeon HD 3850 X2",kMegalodon, 0 },
617{ 0x9519,0x00000000, CHIP_FAMILY_RV670,"AMD FireStream 9170",kMegalodon, 0 },
618
619{ 0x9540,0x00000000, CHIP_FAMILY_RV710,"ATI Radeon HD 4550",kNull, 0 },
620{ 0x954F,0x00000000, CHIP_FAMILY_RV710,"ATI Radeon HD 4300/4500 Series",kNull, 0 },
621
622{ 0x9553,0x00000000, CHIP_FAMILY_RV710,"ATI Mobility Radeon HD 4500/5100 Series",kShrike , 0 },
623
624{ 0x9588,0x00000000, CHIP_FAMILY_RV630,"ATI Radeon HD 2600 XT",kLamna, 0 },
625{ 0x9589,0x00000000, CHIP_FAMILY_RV630,"ATI Radeon HD 2600 PRO",kLamna, 0 },
626{ 0x958A,0x00000000, CHIP_FAMILY_RV630,"ATI Radeon HD 2600 X2 Series",kLamna, 0 },
627
628{ 0x9598,0x00000000, CHIP_FAMILY_RV635,"ATI Radeon HD 3600 Series",kMegalodon, 0 },
629
630{ 0x95C0,0x00000000, CHIP_FAMILY_RV620,"ATI Radeon HD 3400 Series",kIago, 0 },
631{ 0x95C5,0x00000000, CHIP_FAMILY_RV620,"ATI Radeon HD 3400 Series",kIago, 0 },
632
633/* IGP */
634{ 0x9610,0x00000000, CHIP_FAMILY_RS780,"ATI Radeon HD 3200 Graphics",kNull, 0 },
635{ 0x9611,0x00000000, CHIP_FAMILY_RS780,"ATI Radeon 3100 Graphics",kNull, 0 },
636{ 0x9614,0x00000000, CHIP_FAMILY_RS780,"ATI Radeon HD 3300 Graphics",kNull, 0 },
637{ 0x9616,0x00000000, CHIP_FAMILY_RS780,"AMD 760G",kNull, 0 },
638
639{ 0x9710,0x00000000, CHIP_FAMILY_RS880,"ATI Radeon HD 4200",kNull, 0 },
640{ 0x9715,0x00000000, CHIP_FAMILY_RS880,"ATI Radeon HD 4250",kNull, 0 },
641{ 0x9714,0x00000000, CHIP_FAMILY_RS880,"ATI Radeon HD 4290",kNull, 0 },
642
643/* Evergreen */
644{ 0x688D,0x00000000, CHIP_FAMILY_CYPRESS,"AMD FireStream 9350",kUakari, 0 },
645
646{ 0x6898,0x00000000, CHIP_FAMILY_CYPRESS,"ATI Radeon HD 5800 Series",kUakari, 0 },
647{ 0x6899,0x00000000, CHIP_FAMILY_CYPRESS,"ATI Radeon HD 5800 Series",kUakari, 0 },
648{ 0x689C,0x00000000, CHIP_FAMILY_HEMLOCK,"ATI Radeon HD 5900 Series",kUakari, 0 },
649{ 0x689E,0x00000000, CHIP_FAMILY_CYPRESS,"ATI Radeon HD 5800 Series",kUakari, 0 },
650
651{ 0x68B8,0x00000000, CHIP_FAMILY_JUNIPER,"ATI Radeon HD 5700 Series",kVervet, 0 },
652{ 0x68B9,0x00000000, CHIP_FAMILY_JUNIPER,"ATI Radeon HD 5600 Series",kVervet, 0 },
653{ 0x68BE,0x00000000, CHIP_FAMILY_JUNIPER,"ATI Radeon HD 5700 Series",kVervet, 0 },
654
655{ 0x68D8,0x00000000, CHIP_FAMILY_REDWOOD,"ATI Radeon HD 5600 Series",kBaboon, 0 },
656{ 0x68D9,0x00000000, CHIP_FAMILY_REDWOOD,"ATI Radeon HD 5500 Series",kBaboon, 0 },
657{ 0x68DA,0x00000000, CHIP_FAMILY_REDWOOD,"ATI Radeon HD 5500 Series",kBaboon, 0 },
658
659{ 0x68F9,0x00000000, CHIP_FAMILY_CEDAR,"ATI Radeon HD 5400 Series",kNull, 0 },
660
661/* Northen Islands */
662{ 0x6718,0x00000000, CHIP_FAMILY_CAYMAN,"AMD Radeon HD 6970 Series",kNull, 0 },
663{ 0x6719,0x00000000, CHIP_FAMILY_CAYMAN,"AMD Radeon HD 6950 Series",kNull, 0 },
664
665{ 0x6738,0x00000000, CHIP_FAMILY_BARTS,"AMD Radeon HD 6870 Series",kDuckweed, 0 },
666{ 0x6739,0x00000000, CHIP_FAMILY_BARTS,"AMD Radeon HD 6850 Series",kDuckweed, 0 },
667{ 0x673E,0x00000000, CHIP_FAMILY_BARTS,"AMD Radeon HD 6790 Series",kNull, 0 },
668
669{ 0x6740,0x00000000, CHIP_FAMILY_TURKS,"AMD Radeon HD 6700M Series",kNull, 0 },
670{ 0x6741,0x00000000, CHIP_FAMILY_TURKS,"AMD Radeon HD 6600/6700M Series",kNull, 0 },
671
672{ 0x6758,0x00000000, CHIP_FAMILY_TURKS,"AMD Radeon HD 6670 Series",kNull, 0 },
673{ 0x6759,0x00000000, CHIP_FAMILY_TURKS,"AMD Radeon HD 6500 Series",kNull, 0 },
674
675{ 0x6770,0x00000000, CHIP_FAMILY_CAICOS,"AMD Radeon HD 6400 Series",kNull, 0 },
676{ 0x6779,0x00000000, CHIP_FAMILY_CAICOS,"AMD Radeon HD 6450 Series",kNull, 0 },
677
678{ 0x0000,0x00000000, CHIP_FAMILY_UNKNOW,NULL,kNull, 0 }
679};
680
681typedef struct {
682struct DevPropDevice*device;
683radeon_card_info_t*info;
684pci_dt_t*pci_dev;
685uint8_t*fb;
686uint8_t*mmio;
687uint8_t*io;
688uint8_t*rom;
689uint32_trom_size;
690uint32_tvram_size;
691const char*cfg_name;
692uint8_tports;
693uint32_tflags;
694boolposted;
695} card_t;
696card_t *card;
697
698/* Flags */
699#define MKFLAG(n)(1 << n)
700#define FLAGTRUEMKFLAG(0)
701#define EVERGREENMKFLAG(1)
702
703//static uint8_t atN = 0;
704
705typedef struct {
706type_ttype;
707uint32_tsize;
708uint8_t*data;
709} value_t;
710
711static value_t aty_name;
712static value_t aty_nameparent;
713//static value_t aty_model;
714
715#define DATVAL(x){kPtr, sizeof(x), (uint8_t *)x}
716#define STRVAL(x){kStr, sizeof(x), (uint8_t *)x}
717#define BYTVAL(x){kCst, 1, (uint8_t *)x}
718#define WRDVAL(x){kCst, 2, (uint8_t *)x}
719#define DWRVAL(x){kCst, 4, (uint8_t *)x}
720#define QWRVAL(x){kCst, 8, (uint8_t *)x}
721#define NULVAL{kNul, 0, (uint8_t *)NULL}
722
723bool get_bootdisplay_val(value_t *val);
724bool get_vrammemory_val(value_t *val);
725bool get_name_val(value_t *val);
726bool get_nameparent_val(value_t *val);
727bool get_model_val(value_t *val);
728bool get_conntype_val(value_t *val);
729bool get_vrammemsize_val(value_t *val);
730bool get_binimage_val(value_t *val);
731bool get_romrevision_val(value_t *val);
732bool get_deviceid_val(value_t *val);
733bool get_mclk_val(value_t *val);
734bool get_sclk_val(value_t *val);
735bool get_refclk_val(value_t *val);
736bool get_platforminfo_val(value_t *val);
737bool get_vramtotalsize_val(value_t *val);
738
739typedef struct {
740uint32_tflags;
741boolall_ports;
742char*name;
743bool(*get_value)(value_t *val);
744value_tdefault_val;
745} dev_prop_t;
746
747dev_prop_t ati_devprop_list[] = {
748{FLAGTRUE,false,"@0,AAPL,boot-display",get_bootdisplay_val,NULVAL},
749//{FLAGTRUE,false,"@0,ATY,EFIDisplay",NULL,STRVAL("TMDSA")},
750
751//{FLAGTRUE,true,"@0,AAPL,vram-memory",get_vrammemory_val,NULVAL},
752//{FLAGTRUE,true,"@0,compatible",get_name_val,NULVAL},
753//{FLAGTRUE,true,"@0,connector-type",get_conntype_val,NULVAL},
754//{FLAGTRUE,true,"@0,device_type",NULL,STRVAL("display")},
755//{FLAGTRUE,false,"@0,display-connect-flags", NULL,DWRVAL((uint32_t)0)},
756//{FLAGTRUE,true,"@0,display-type",NULL,STRVAL("NONE")},
757{FLAGTRUE,true,"@0,name",get_name_val,NULVAL},
758//{FLAGTRUE,true,"@0,VRAM,memsize",get_vrammemsize_val,NULVAL},
759
760//{FLAGTRUE,false,"AAPL,aux-power-connected", NULL,DWRVAL((uint32_t)1)},
761//{FLAGTRUE,false,"AAPL,backlight-control",NULL,DWRVAL((uint32_t)0)},
762{FLAGTRUE,false,"ATY,bin_image",get_binimage_val,NULVAL},
763{FLAGTRUE,false,"ATY,Copyright",NULL,STRVAL("Copyright AMD Inc. All Rights Reserved. 2005-2010") },
764{FLAGTRUE,false,"ATY,Card#",get_romrevision_val,NULVAL},
765{FLAGTRUE,false,"ATY,VendorID",NULL,WRDVAL((uint16_t)0x1002)},
766{FLAGTRUE,false,"ATY,DeviceID",get_deviceid_val,NULVAL},
767
768//{FLAGTRUE,false,"ATY,MCLK",get_mclk_val,NULVAL},
769//{FLAGTRUE,false,"ATY,SCLK",get_sclk_val,NULVAL},
770//{FLAGTRUE,false,"ATY,RefCLK",get_refclk_val,DWRVAL((uint32_t)0x0a8c)},
771
772//{FLAGTRUE,false,"ATY,PlatformInfo",get_platforminfo_val,NULVAL},
773
774{FLAGTRUE,false,"name",get_nameparent_val,NULVAL},
775{FLAGTRUE,false,"device_type",get_nameparent_val,NULVAL},
776{FLAGTRUE,false,"model",get_model_val,STRVAL("ATI Radeon")},
777//{FLAGTRUE,false,"VRAM,totalsize",get_vramtotalsize_val,NULVAL},
778
779{FLAGTRUE,false,NULL,NULL,NULVAL}
780};
781
782bool get_bootdisplay_val(value_t *val)
783{
784static uint32_t v = 0;
785
786if (v)
787return false;
788
789if (!card->posted)
790return false;
791
792v = 1;
793val->type = kCst;
794val->size = 4;
795val->data = (uint8_t *)&v;
796
797return true;
798}
799
800bool get_vrammemory_val(value_t *val)
801{
802return false;
803}
804
805bool get_name_val(value_t *val)
806{
807val->type = aty_name.type;
808val->size = aty_name.size;
809val->data = aty_name.data;
810
811return true;
812}
813
814bool get_nameparent_val(value_t *val)
815{
816val->type = aty_nameparent.type;
817val->size = aty_nameparent.size;
818val->data = aty_nameparent.data;
819
820return true;
821}
822
823bool get_model_val(value_t *val)
824{
825if (!card->info->model_name)
826return false;
827
828val->type = kStr;
829val->size = strlen(card->info->model_name) + 1;
830val->data = (uint8_t *)card->info->model_name;
831
832return true;
833}
834
835bool get_conntype_val(value_t *val)
836{
837//Connector types:
838//0x4 : DisplayPort
839//0x400: DL DVI-I
840//0x800: HDMI
841
842return false;
843}
844
845bool get_vrammemsize_val(value_t *val)
846{
847static int idx = -1;
848static uint64_t memsize;
849
850idx++;
851memsize = ((uint64_t)card->vram_size << 32);
852if (idx == 0)
853memsize = memsize | (uint64_t)card->vram_size;
854
855val->type = kCst;
856val->size = 8;
857val->data = (uint8_t *)&memsize;
858
859return true;
860}
861
862bool get_binimage_val(value_t *val)
863{
864if (!card->rom)
865return false;
866
867val->type = kPtr;
868val->size = card->rom_size;
869val->data = card->rom;
870
871return true;
872}
873
874bool get_romrevision_val(value_t *val)
875{
876uint8_t *rev;
877if (!card->rom)
878return false;
879
880rev = card->rom + *(uint8_t *)(card->rom + OFFSET_TO_GET_ATOMBIOS_STRINGS_START);
881
882val->type = kPtr;
883val->size = strlen((char *)rev);
884val->data = malloc(val->size);
885
886if (!val->data)
887return false;
888
889memcpy(val->data, rev, val->size);
890
891return true;
892}
893
894bool get_deviceid_val(value_t *val)
895{
896val->type = kCst;
897val->size = 2;
898val->data = (uint8_t *)&card->pci_dev->device_id;
899
900return true;
901}
902
903bool get_mclk_val(value_t *val)
904{
905return false;
906}
907
908bool get_sclk_val(value_t *val)
909{
910return false;
911}
912
913bool get_refclk_val(value_t *val)
914{
915return false;
916}
917
918bool get_platforminfo_val(value_t *val)
919{
920val->data = malloc(0x80);
921if (!val->data)
922return false;
923
924bzero(val->data, 0x80);
925
926val->type= kPtr;
927val->size= 0x80;
928val->data[0]= 1;
929
930return true;
931}
932
933bool get_vramtotalsize_val(value_t *val)
934{
935val->type = kCst;
936val->size = 4;
937val->data = (uint8_t *)&card->vram_size;
938
939return true;
940}
941
942void free_val(value_t *val)
943{
944if (val->type == kPtr)
945free(val->data);
946
947bzero(val, sizeof(value_t));
948}
949
950void devprop_add_list(dev_prop_t devprop_list[])
951{
952value_t *val = malloc(sizeof(value_t));
953int i, pnum;
954
955for (i = 0; devprop_list[i].name != NULL; i++)
956{
957if ((devprop_list[i].flags == FLAGTRUE) || (devprop_list[i].flags | card->flags))
958{
959if (devprop_list[i].get_value && devprop_list[i].get_value(val))
960{
961devprop_add_value(card->device, devprop_list[i].name, val->data, val->size);
962free_val(val);
963
964if (devprop_list[i].all_ports)
965{
966for (pnum = 1; pnum < card->ports; pnum++)
967{
968if (devprop_list[i].get_value(val))
969{
970devprop_list[i].name[1] = 0x30 + pnum; // convert to ascii
971devprop_add_value(card->device, devprop_list[i].name, val->data, val->size);
972free_val(val);
973}
974}
975devprop_list[i].name[1] = 0x30; // write back our "@0," for a next possible card
976}
977}
978else
979{
980if (devprop_list[i].default_val.type != kNul)
981{
982devprop_add_value(card->device, devprop_list[i].name,
983devprop_list[i].default_val.type == kCst ?
984(uint8_t *)&(devprop_list[i].default_val.data) : devprop_list[i].default_val.data,
985devprop_list[i].default_val.size);
986}
987
988if (devprop_list[i].all_ports)
989{
990for (pnum = 1; pnum < card->ports; pnum++)
991{
992if (devprop_list[i].default_val.type != kNul)
993{
994devprop_list[i].name[1] = 0x30 + pnum; // convert to ascii
995devprop_add_value(card->device, devprop_list[i].name,
996devprop_list[i].default_val.type == kCst ?
997(uint8_t *)&(devprop_list[i].default_val.data) : devprop_list[i].default_val.data,
998devprop_list[i].default_val.size);
999}
1000}
1001devprop_list[i].name[1] = 0x30; // write back our "@0," for a next possible card
1002}
1003}
1004}
1005}
1006
1007free(val);
1008}
1009
1010bool validate_rom(option_rom_header_t *rom_header, pci_dt_t *pci_dev)
1011{
1012option_rom_pci_header_t *rom_pci_header;
1013
1014if (rom_header->signature != 0xaa55)
1015return false;
1016
1017rom_pci_header = (option_rom_pci_header_t *)((uint8_t *)rom_header + rom_header->pci_header_offset);
1018
1019if (rom_pci_header->signature != 0x52494350)
1020return false;
1021
1022if (rom_pci_header->vendor_id != pci_dev->vendor_id || rom_pci_header->device_id != pci_dev->device_id)
1023return false;
1024
1025return true;
1026}
1027
1028bool load_vbios_file(const char *key, uint16_t vendor_id, uint16_t device_id, uint32_t subsys_id)
1029{
1030int fd;
1031char file_name[24];
1032bool do_load = false;
1033
1034getBoolForKey(key, &do_load, &bootInfo->chameleonConfig);
1035if (!do_load)
1036return false;
1037
1038sprintf(file_name, "/Extra/%04x_%04x_%08x.rom", vendor_id, device_id, subsys_id);
1039if ((fd = open_bvdev("bt(0,0)", file_name, 0)) < 0)
1040return false;
1041
1042card->rom_size = file_size(fd);
1043card->rom = malloc(card->rom_size);
1044if (!card->rom)
1045return false;
1046
1047read(fd, (char *)card->rom, card->rom_size);
1048
1049if (!validate_rom((option_rom_header_t *)card->rom, card->pci_dev))
1050{
1051card->rom_size = 0;
1052card->rom = 0;
1053return false;
1054}
1055
1056card->rom_size = ((option_rom_header_t *)card->rom)->rom_size * 512;
1057
1058close(fd);
1059
1060return true;
1061}
1062
1063void get_vram_size(void)
1064{
1065chip_family_t chip_family = card->info->chip_family;
1066
1067card->vram_size = 0;
1068
1069if (chip_family >= CHIP_FAMILY_CEDAR)
1070// size in MB on evergreen
1071// XXX watch for overflow!!!
1072card->vram_size = RegRead32(R600_CONFIG_MEMSIZE) * 1024 * 1024;
1073else
1074if (chip_family >= CHIP_FAMILY_R600)
1075card->vram_size = RegRead32(R600_CONFIG_MEMSIZE);
1076}
1077
1078bool read_vbios(bool from_pci)
1079{
1080option_rom_header_t *rom_addr;
1081
1082if (from_pci)
1083{
1084rom_addr = (option_rom_header_t *)(pci_config_read32(card->pci_dev->dev.addr, PCI_ROM_ADDRESS) & ~0x7ff);
1085verbose(" @0x%x", rom_addr);
1086}
1087else
1088rom_addr = (option_rom_header_t *)0xc0000;
1089
1090if (!validate_rom(rom_addr, card->pci_dev))
1091return false;
1092
1093card->rom_size = rom_addr->rom_size * 512;
1094if (!card->rom_size)
1095return false;
1096
1097card->rom = malloc(card->rom_size);
1098if (!card->rom)
1099return false;
1100
1101memcpy(card->rom, (void *)rom_addr, card->rom_size);
1102
1103return true;
1104}
1105
1106bool read_disabled_vbios(void)
1107{
1108bool ret = false;
1109chip_family_t chip_family = card->info->chip_family;
1110
1111if (chip_family >= CHIP_FAMILY_RV770)
1112{
1113uint32_t viph_control= RegRead32(RADEON_VIPH_CONTROL);
1114uint32_t bus_cntl= RegRead32(RADEON_BUS_CNTL);
1115uint32_t d1vga_control= RegRead32(AVIVO_D1VGA_CONTROL);
1116uint32_t d2vga_control= RegRead32(AVIVO_D2VGA_CONTROL);
1117uint32_t vga_render_control = RegRead32(AVIVO_VGA_RENDER_CONTROL);
1118uint32_t rom_cntl= RegRead32(R600_ROM_CNTL);
1119uint32_t cg_spll_func_cntl= 0;
1120uint32_t cg_spll_status;
1121
1122// disable VIP
1123RegWrite32(RADEON_VIPH_CONTROL, (viph_control & ~RADEON_VIPH_EN));
1124
1125// enable the rom
1126RegWrite32(RADEON_BUS_CNTL, (bus_cntl & ~RADEON_BUS_BIOS_DIS_ROM));
1127
1128// Disable VGA mode
1129RegWrite32(AVIVO_D1VGA_CONTROL, (d1vga_control & ~(AVIVO_DVGA_CONTROL_MODE_ENABLE | AVIVO_DVGA_CONTROL_TIMING_SELECT)));
1130RegWrite32(AVIVO_D2VGA_CONTROL, (d2vga_control & ~(AVIVO_DVGA_CONTROL_MODE_ENABLE | AVIVO_DVGA_CONTROL_TIMING_SELECT)));
1131RegWrite32(AVIVO_VGA_RENDER_CONTROL, (vga_render_control & ~AVIVO_VGA_VSTATUS_CNTL_MASK));
1132
1133if (chip_family == CHIP_FAMILY_RV730)
1134{
1135cg_spll_func_cntl = RegRead32(R600_CG_SPLL_FUNC_CNTL);
1136
1137// enable bypass mode
1138RegWrite32(R600_CG_SPLL_FUNC_CNTL, (cg_spll_func_cntl | R600_SPLL_BYPASS_EN));
1139
1140// wait for SPLL_CHG_STATUS to change to 1
1141cg_spll_status = 0;
1142while (!(cg_spll_status & R600_SPLL_CHG_STATUS))
1143cg_spll_status = RegRead32(R600_CG_SPLL_STATUS);
1144
1145RegWrite32(R600_ROM_CNTL, (rom_cntl & ~R600_SCK_OVERWRITE));
1146}
1147else
1148RegWrite32(R600_ROM_CNTL, (rom_cntl | R600_SCK_OVERWRITE));
1149
1150ret = read_vbios(true);
1151
1152// restore regs
1153if (chip_family == CHIP_FAMILY_RV730)
1154{
1155RegWrite32(R600_CG_SPLL_FUNC_CNTL, cg_spll_func_cntl);
1156
1157// wait for SPLL_CHG_STATUS to change to 1
1158cg_spll_status = 0;
1159while (!(cg_spll_status & R600_SPLL_CHG_STATUS))
1160cg_spll_status = RegRead32(R600_CG_SPLL_STATUS);
1161}
1162RegWrite32(RADEON_VIPH_CONTROL, viph_control);
1163RegWrite32(RADEON_BUS_CNTL, bus_cntl);
1164RegWrite32(AVIVO_D1VGA_CONTROL, d1vga_control);
1165RegWrite32(AVIVO_D2VGA_CONTROL, d2vga_control);
1166RegWrite32(AVIVO_VGA_RENDER_CONTROL, vga_render_control);
1167RegWrite32(R600_ROM_CNTL, rom_cntl);
1168}
1169else
1170if (chip_family >= CHIP_FAMILY_R600)
1171{
1172uint32_t viph_control= RegRead32(RADEON_VIPH_CONTROL);
1173uint32_t bus_cntl= RegRead32(RADEON_BUS_CNTL);
1174uint32_t d1vga_control= RegRead32(AVIVO_D1VGA_CONTROL);
1175uint32_t d2vga_control= RegRead32(AVIVO_D2VGA_CONTROL);
1176uint32_t vga_render_control= RegRead32(AVIVO_VGA_RENDER_CONTROL);
1177uint32_t rom_cntl= RegRead32(R600_ROM_CNTL);
1178uint32_t general_pwrmgt= RegRead32(R600_GENERAL_PWRMGT);
1179uint32_t low_vid_lower_gpio_cntl= RegRead32(R600_LOW_VID_LOWER_GPIO_CNTL);
1180uint32_t medium_vid_lower_gpio_cntl = RegRead32(R600_MEDIUM_VID_LOWER_GPIO_CNTL);
1181uint32_t high_vid_lower_gpio_cntl= RegRead32(R600_HIGH_VID_LOWER_GPIO_CNTL);
1182uint32_t ctxsw_vid_lower_gpio_cntl= RegRead32(R600_CTXSW_VID_LOWER_GPIO_CNTL);
1183uint32_t lower_gpio_enable= RegRead32(R600_LOWER_GPIO_ENABLE);
1184
1185// disable VIP
1186RegWrite32(RADEON_VIPH_CONTROL, (viph_control & ~RADEON_VIPH_EN));
1187
1188// enable the rom
1189RegWrite32(RADEON_BUS_CNTL, (bus_cntl & ~RADEON_BUS_BIOS_DIS_ROM));
1190
1191// Disable VGA mode
1192RegWrite32(AVIVO_D1VGA_CONTROL, (d1vga_control & ~(AVIVO_DVGA_CONTROL_MODE_ENABLE | AVIVO_DVGA_CONTROL_TIMING_SELECT)));
1193RegWrite32(AVIVO_D2VGA_CONTROL, (d2vga_control & ~(AVIVO_DVGA_CONTROL_MODE_ENABLE | AVIVO_DVGA_CONTROL_TIMING_SELECT)));
1194RegWrite32(AVIVO_VGA_RENDER_CONTROL, (vga_render_control & ~AVIVO_VGA_VSTATUS_CNTL_MASK));
1195RegWrite32(R600_ROM_CNTL, ((rom_cntl & ~R600_SCK_PRESCALE_CRYSTAL_CLK_MASK) | (1 << R600_SCK_PRESCALE_CRYSTAL_CLK_SHIFT) | R600_SCK_OVERWRITE));
1196RegWrite32(R600_GENERAL_PWRMGT, (general_pwrmgt & ~R600_OPEN_DRAIN_PADS));
1197RegWrite32(R600_LOW_VID_LOWER_GPIO_CNTL, (low_vid_lower_gpio_cntl & ~0x400));
1198RegWrite32(R600_MEDIUM_VID_LOWER_GPIO_CNTL, (medium_vid_lower_gpio_cntl & ~0x400));
1199RegWrite32(R600_HIGH_VID_LOWER_GPIO_CNTL, (high_vid_lower_gpio_cntl & ~0x400));
1200RegWrite32(R600_CTXSW_VID_LOWER_GPIO_CNTL, (ctxsw_vid_lower_gpio_cntl & ~0x400));
1201RegWrite32(R600_LOWER_GPIO_ENABLE, (lower_gpio_enable | 0x400));
1202
1203ret = read_vbios(true);
1204
1205// restore regs
1206RegWrite32(RADEON_VIPH_CONTROL, viph_control);
1207RegWrite32(RADEON_BUS_CNTL, bus_cntl);
1208RegWrite32(AVIVO_D1VGA_CONTROL, d1vga_control);
1209RegWrite32(AVIVO_D2VGA_CONTROL, d2vga_control);
1210RegWrite32(AVIVO_VGA_RENDER_CONTROL, vga_render_control);
1211RegWrite32(R600_ROM_CNTL, rom_cntl);
1212RegWrite32(R600_GENERAL_PWRMGT, general_pwrmgt);
1213RegWrite32(R600_LOW_VID_LOWER_GPIO_CNTL, low_vid_lower_gpio_cntl);
1214RegWrite32(R600_MEDIUM_VID_LOWER_GPIO_CNTL, medium_vid_lower_gpio_cntl);
1215RegWrite32(R600_HIGH_VID_LOWER_GPIO_CNTL, high_vid_lower_gpio_cntl);
1216RegWrite32(R600_CTXSW_VID_LOWER_GPIO_CNTL, ctxsw_vid_lower_gpio_cntl);
1217RegWrite32(R600_LOWER_GPIO_ENABLE, lower_gpio_enable);
1218}
1219
1220return ret;
1221}
1222
1223bool radeon_card_posted(void)
1224{
1225uint32_t reg;
1226
1227// first check CRTCs
1228reg = RegRead32(RADEON_CRTC_GEN_CNTL) | RegRead32(RADEON_CRTC2_GEN_CNTL);
1229if (reg & RADEON_CRTC_EN)
1230return true;
1231
1232// then check MEM_SIZE, in case something turned the crtcs off
1233reg = RegRead32(R600_CONFIG_MEMSIZE);
1234if (reg)
1235return true;
1236
1237return false;
1238}
1239
1240#if 0
1241bool devprop_add_pci_config_space(void)
1242{
1243int offset;
1244
1245uint8_t *config_space = malloc(0x100);
1246if (!config_space)
1247return false;
1248
1249for (offset = 0; offset < 0x100; offset += 4)
1250config_space[offset / 4] = pci_config_read32(card->pci_dev->dev.addr, offset);
1251
1252devprop_add_value(card->device, "ATY,PCIConfigSpace", config_space, 0x100);
1253free(config_space);
1254
1255return true;
1256}
1257#endif
1258
1259static bool init_card(pci_dt_t *pci_dev)
1260{
1261booladd_vbios = true;
1262charname[24];
1263charname_parent[24];
1264inti;
1265intn_ports = 0;
1266
1267card = malloc(sizeof(card_t));
1268if (!card)
1269return false;
1270bzero(card, sizeof(card_t));
1271
1272card->pci_dev = pci_dev;
1273
1274for (i = 0; radeon_cards[i].device_id ; i++)
1275{
1276if (radeon_cards[i].device_id == pci_dev->device_id)
1277{
1278card->info = &radeon_cards[i];
1279if ((radeon_cards[i].subsys_id == 0x00000000) ||
1280(radeon_cards[i].subsys_id == pci_dev->subsys_id.subsys_id))
1281break;
1282}
1283}
1284
1285if (!card->info->device_id || !card->info->cfg_name)
1286{
1287printf("Unsupported card!\n");
1288return false;
1289}
1290
1291card->fb= (uint8_t *)(pci_config_read32(pci_dev->dev.addr, PCI_BASE_ADDRESS_0) & ~0x0f);
1292card->mmio= (uint8_t *)(pci_config_read32(pci_dev->dev.addr, PCI_BASE_ADDRESS_2) & ~0x0f);
1293card->io= (uint8_t *)(pci_config_read32(pci_dev->dev.addr, PCI_BASE_ADDRESS_4) & ~0x03);
1294
1295verbose("Framebuffer @0x%08X MMIO @0x%08XI/O Port @0x%08X ROM Addr @0x%08X\n",
1296card->fb, card->mmio, card->io, pci_config_read32(pci_dev->dev.addr, PCI_ROM_ADDRESS));
1297
1298card->posted = radeon_card_posted();
1299verbose("ATI card %s, ", card->posted ? "POSTed" : "non-POSTed");
1300
1301get_vram_size();
1302
1303getBoolForKey(kATYbinimage, &add_vbios, &bootInfo->chameleonConfig);
1304
1305if (add_vbios)
1306{
1307if (!load_vbios_file(kUseAtiROM, pci_dev->vendor_id, pci_dev->device_id, pci_dev->subsys_id.subsys_id))
1308{
1309verbose("reading VBIOS from %s", card->posted ? "legacy space" : "PCI ROM");
1310if (card->posted)
1311read_vbios(false);
1312else
1313read_disabled_vbios();
1314verbose("\n");
1315}
1316}
1317
1318//card->ports = 2; // default - Azi: default is card_configs
1319
1320if (card->info->chip_family >= CHIP_FAMILY_CEDAR)
1321{
1322card->flags |= EVERGREEN;
1323//card->ports = 3; //Azi: use the AtiPorts key if needed
1324}
1325
1326//atN = 0;
1327
1328// Check AtiConfig key for a framebuffer name,
1329card->cfg_name = getStringForKey(kAtiConfig, &bootInfo->chameleonConfig);
1330// if none,
1331if (!card->cfg_name)
1332{
1333// use cfg_name on radeon_cards, to retrive the default name from card_configs,
1334card->cfg_name = card_configs[card->info->cfg_name].name;
1335// and leave ports alone!
1336//card->ports = card_configs[card->info->cfg_name].ports;
1337
1338// which means one of the fb's or kNull
1339verbose("Framebuffer set to device's default: %s\n", card->cfg_name);
1340}
1341else
1342{
1343// else, use the fb name returned by AtiConfig.
1344verbose("(AtiConfig) Framebuffer set to: %s\n", card->cfg_name);
1345}
1346
1347// Check AtiPorts key for nr of ports,
1348card->ports = getIntForKey(kAtiPorts, &n_ports, &bootInfo->chameleonConfig);
1349// if a value bigger than 0 ?? is found, (do we need >= 0 ?? that's null FB on card_configs)
1350if (n_ports > 0)
1351{
1352card->ports = n_ports; // use it.
1353verbose("(AtiPorts) Nr of ports set to: %d\n", card->ports);
1354 }
1355else// if (card->cfg_name > 0) // do we want 0 ports if fb is kNull or mistyped ?
1356{
1357// use max_ports value on radeon_cards
1358card->ports = card->info->max_ports;
1359// if max_ports value is 0
1360if (card->ports <= 0)
1361{
1362// match cfg_name with card_configs list and retrive default nr of ports.
1363for (i = 0; i < kCfgEnd; i++)
1364{
1365if (strcmp(card->cfg_name, card_configs[i].name) == 0)
1366card->ports = card_configs[i].ports; // default
1367}
1368verbose("Nr of ports set to framebuffer's default: %d\n", card->ports);
1369}
1370else
1371{
1372verbose("Nr of ports set to card's ?? max: %d\n", card->ports);
1373}
1374}
1375//else
1376//card->ports = 2/1 ?; // set a min if 0 ports ?
1377//verbose("Nr of ports set to min: %d\n", card->ports);
1378
1379sprintf(name, "ATY,%s", card->cfg_name);
1380aty_name.type = kStr;
1381aty_name.size = strlen(name) + 1;
1382aty_name.data = (uint8_t *)name;
1383
1384sprintf(name_parent, "ATY,%sParent", card->cfg_name);
1385aty_nameparent.type = kStr;
1386aty_nameparent.size = strlen(name_parent) + 1;
1387aty_nameparent.data = (uint8_t *)name_parent;
1388
1389return true;
1390}
1391
1392bool setup_ati_devprop(pci_dt_t *ati_dev)
1393{
1394char *devicepath;
1395
1396if (!init_card(ati_dev))
1397return false;
1398
1399// -------------------------------------------------
1400// Find a better way to do this (in device_inject.c)
1401if (!string)
1402string = devprop_create_string();
1403
1404devicepath = get_pci_dev_path(ati_dev);
1405card->device = devprop_add_device(string, devicepath);
1406if (!card->device)
1407return false;
1408// -------------------------------------------------
1409
1410#if 0
1411uint64_t fb= (uint32_t)card->fb;
1412uint64_t mmio= (uint32_t)card->mmio;
1413uint64_t io= (uint32_t)card->io;
1414devprop_add_value(card->device, "ATY,FrameBufferOffset", &fb, 8);
1415devprop_add_value(card->device, "ATY,RegisterSpaceOffset", &mmio, 8);
1416devprop_add_value(card->device, "ATY,IOSpaceOffset", &io, 8);
1417#endif
1418
1419devprop_add_list(ati_devprop_list);
1420
1421// -------------------------------------------------
1422// Find a better way to do this (in device_inject.c)
1423//Azi: XXX tried to fix a malloc error in vain; this is related to XCode 4 compilation!
1424stringdata = malloc(sizeof(uint8_t) * string->length);
1425memcpy(stringdata, (uint8_t*)devprop_generate_string(string), string->length);
1426stringlength = string->length;
1427// -------------------------------------------------
1428
1429verbose("ATI %s %s %dMB (%s) [%04x:%04x] (subsys [%04x:%04x]):: %s\n",
1430chip_family_name[card->info->chip_family], card->info->model_name,
1431(uint32_t)(card->vram_size / (1024 * 1024)), card->cfg_name,
1432ati_dev->vendor_id, ati_dev->device_id,
1433ati_dev->subsys_id.subsys.vendor_id, ati_dev->subsys_id.subsys.device_id,
1434devicepath);
1435
1436free(card);
1437
1438return true;
1439}
1440

Archive Download this file

Revision: 1509