Chameleon

Chameleon Svn Source Tree

Root/branches/cparm/i386/modules/GraphicsEnabler/nvidia.c

1/*␊
2 * NVidia injector␊
3 *␊
4 * Copyright (C) 2009 Jasmin Fazlic, iNDi␊
5 *␊
6 * NVidia injector is free software: you can redistribute it and/or modify␊
7 * it under the terms of the GNU General Public License as published by␊
8 * the Free Software Foundation, either version 3 of the License, or␊
9 * (at your option) any later version.␊
10 *␊
11 * NVidia driver and injector is distributed in the hope that it will be useful,␊
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of␊
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the␊
14 * GNU General Public License for more details.␊
15 *␊
16 * You should have received a copy of the GNU General Public License␊
17 * along with NVidia injector. If not, see <http://www.gnu.org/licenses/>.␊
18 */ ␊
19/*␊
20 * Alternatively you can choose to comply with APSL␊
21 */␊
22 ␊
23 ␊
24/*␊
25 * DCB-Table parsing is based on software (nouveau driver) originally distributed under following license:␊
26 *␊
27 *␊
28 * Copyright 2005-2006 Erik Waling␊
29 * Copyright 2006 Stephane Marchesin␊
30 * Copyright 2007-2009 Stuart Bennett␊
31 *␊
32 * Permission is hereby granted, free of charge, to any person obtaining a␊
33 * copy of this software and associated documentation files (the "Software"),␊
34 * to deal in the Software without restriction, including without limitation␊
35 * the rights to use, copy, modify, merge, publish, distribute, sublicense,␊
36 * and/or sell copies of the Software, and to permit persons to whom the␊
37 * Software is furnished to do so, subject to the following conditions:␊
38 *␊
39 * The above copyright notice and this permission notice shall be included in␊
40 * all copies or substantial portions of the Software.␊
41 *␊
42 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR␊
43 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,␊
44 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL␊
45 * THE AUTHORS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,␊
46 * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF␊
47 * OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE␊
48 * SOFTWARE.␊
49 */␊
50␊
51#include "libsaio.h"␊
52#include "bootstruct.h"␊
53#include "pci.h"␊
54#include "platform.h"␊
55#include "device_inject.h"␊
56#include "nvidia.h"␊
57␊
58#ifndef DEBUG_NVIDIA␊
59#define DEBUG_NVIDIA 0␊
60#endif␊
61␊
62#if DEBUG_NVIDIA␊
63#define DBG(x...)␉printf(x)␊
64#else␊
65#define DBG(x...)␊
66#endif␊
67␊
68#define NVIDIA_ROM_SIZE 0x10000␊
69#define PATCH_ROM_SUCCESS 1␊
70#define PATCH_ROM_SUCCESS_HAS_LVDS 2␊
71#define PATCH_ROM_FAILED 0␊
72#define MAX_NUM_DCB_ENTRIES 16␊
73␊
74#define TYPE_GROUPED 0xff␊
75␊
76const char *nvidia_compatible_0[]␉=␉{ "@0,compatible",␉"NVDA,NVMac" };␊
77const char *nvidia_compatible_1[]␉=␉{ "@1,compatible",␉"NVDA,NVMac" };␊
78const char *nvidia_device_type_0[]␉=␉{ "@0,device_type",␉"display" };␊
79const char *nvidia_device_type_1[]␉=␉{ "@1,device_type",␉"display" };␊
80const char *nvidia_device_type[]␉=␉{ "device_type",␉"NVDA,Parent" };␊
81const char *nvidia_name_0[]␉␉=␉{ "@0,name",␉␉"NVDA,Display-A" };␊
82const char *nvidia_name_1[]␉␉=␉{ "@1,name",␉␉"NVDA,Display-B" };␊
83const char *nvidia_slot_name[]␉␉=␉{ "AAPL,slot-name",␉"Slot-1" };␊
84␊
85uint8_t default_NVCAP[]= {␊
86␉0x04, 0x00, 0x00, 0x00, 0x00, 0x00, 0x0d, 0x00,␊
87␉0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x0a,␊
88␉0x00, 0x00, 0x00, 0x00␊
89};␊
90␊
91#define NVCAP_LEN ( sizeof(default_NVCAP) / sizeof(uint8_t) )␊
92␊
93struct nv_chipsets_t NVKnownChipsets[] = {␊
94␉{ 0x00000000, "Unknown" },␊
95 // temporary placement␊
96␉{ 0x10DE0DF4, "GeForce GT 450M" }, //Azi + issue #99␊
97␉{ 0x10DE1251, "GeForce GTX 560M" }, // Asus G74SX␊
98 //========================================␊
99␉// 0040 - 004F␉␊
100␉{ 0x10DE0040, "GeForce 6800 Ultra" },␊
101␉{ 0x10DE0041, "GeForce 6800" },␊
102␉{ 0x10DE0042, "GeForce 6800 LE" },␊
103␉{ 0x10DE0043, "GeForce 6800 XE" },␊
104␉{ 0x10DE0044, "GeForce 6800 XT" },␊
105␉{ 0x10DE0045, "GeForce 6800 GT" },␊
106␉{ 0x10DE0046, "GeForce 6800 GT" },␊
107␉{ 0x10DE0047, "GeForce 6800 GS" },␊
108␉{ 0x10DE0048, "GeForce 6800 XT" },␊
109␉{ 0x10DE004D, "Quadro FX 3400" },␊
110␉{ 0x10DE004E, "Quadro FX 4000" },␊
111␉// 0050 - 005F␊
112␉// 0060 - 006F␉␊
113␉// 0070 - 007F␉␊
114␉// 0080 - 008F␉␊
115␉// 0090 - 009F␉␊
116␉{ 0x10DE0090, "GeForce 7800 GTX" },␊
117␉{ 0x10DE0091, "GeForce 7800 GTX" },␊
118␉{ 0x10DE0092, "GeForce 7800 GT" },␊
119␉{ 0x10DE0093, "GeForce 7800 GS" },␊
120␉{ 0x10DE0095, "GeForce 7800 SLI" },␊
121␉{ 0x10DE0098, "GeForce Go 7800" },␊
122␉{ 0x10DE0099, "GeForce Go 7800 GTX" },␊
123␉{ 0x10DE009D, "Quadro FX 4500" },␊
124␉// 00A0 - 00AF␉␊
125␉// 00B0 - 00BF␉␊
126␉// 00C0 - 00CF␉␊
127␉{ 0x10DE00C0, "GeForce 6800 GS" },␊
128␉{ 0x10DE00C1, "GeForce 6800" },␊
129␉{ 0x10DE00C2, "GeForce 6800 LE" },␊
130␉{ 0x10DE00C3, "GeForce 6800 XT" },␊
131␉{ 0x10DE00C8, "GeForce Go 6800" },␊
132␉{ 0x10DE00C9, "GeForce Go 6800 Ultra" },␊
133␉{ 0x10DE00CC, "Quadro FX Go1400" },␊
134␉{ 0x10DE00CD, "Quadro FX 3450/4000 SDI" },␊
135␉{ 0x10DE00CE, "Quadro FX 1400" },␊
136␉// 00D0 - 00DF␉␊
137␉// 00E0 - 00EF␉␊
138␉// 00F0 - 00FF␉␊
139␉{ 0x10DE00F1, "GeForce 6600 GT" },␊
140␉{ 0x10DE00F2, "GeForce 6600" },␊
141␉{ 0x10DE00F3, "GeForce 6200" },␊
142␉{ 0x10DE00F4, "GeForce 6600 LE" },␊
143␉{ 0x10DE00F5, "GeForce 7800 GS" },␊
144␉{ 0x10DE00F6, "GeForce 6800 GS/XT" },␊
145␉{ 0x10DE00F8, "Quadro FX 3400/4400" },␊
146␉{ 0x10DE00F9, "GeForce 6800 Series GPU" },␊
147␉// 0100 - 010F␉␊
148␉// 0110 - 011F␉␊
149␉// 0120 - 012F␉␊
150␉// 0130 - 013F␉␊
151␉// 0140 - 014F␉␊
152␉{ 0x10DE0140, "GeForce 6600 GT" },␊
153␉{ 0x10DE0141, "GeForce 6600" },␊
154␉{ 0x10DE0142, "GeForce 6600 LE" },␊
155␉{ 0x10DE0143, "GeForce 6600 VE" },␊
156␉{ 0x10DE0144, "GeForce Go 6600" },␊
157␉{ 0x10DE0145, "GeForce 6610 XL" },␊
158␉{ 0x10DE0146, "GeForce Go 6600 TE/6200 TE" },␊
159␉{ 0x10DE0147, "GeForce 6700 XL" },␊
160␉{ 0x10DE0148, "GeForce Go 6600" },␊
161␉{ 0x10DE0149, "GeForce Go 6600 GT" },␊
162␉{ 0x10DE014A, "Quadro NVS 440" },␊
163␉{ 0x10DE014C, "Quadro FX 550" },␊
164␉{ 0x10DE014D, "Quadro FX 550" },␊
165␉{ 0x10DE014E, "Quadro FX 540" },␊
166␉{ 0x10DE014F, "GeForce 6200" },␊
167␉// 0150 - 015F␉␊
168␉// 0160 - 016F␉␊
169␉{ 0x10DE0160, "GeForce 6500" },␊
170␉{ 0x10DE0161, "GeForce 6200 TurboCache(TM)" },␊
171␉{ 0x10DE0162, "GeForce 6200SE TurboCache(TM)" },␊
172␉{ 0x10DE0163, "GeForce 6200 LE" },␊
173␉{ 0x10DE0164, "GeForce Go 6200" },␊
174␉{ 0x10DE0165, "Quadro NVS 285" },␊
175␉{ 0x10DE0166, "GeForce Go 6400" },␊
176␉{ 0x10DE0167, "GeForce Go 6200" },␊
177␉{ 0x10DE0168, "GeForce Go 6400" },␊
178␉{ 0x10DE0169, "GeForce 6250" },␊
179␉{ 0x10DE016A, "GeForce 7100 GS" },␊
180␉// 0170 - 017F␉␊
181␉// 0180 - 018F␉␊
182␉// 0190 - 019F␉␉␊
183␉{ 0x10DE0191, "GeForce 8800 GTX" },␊
184␉{ 0x10DE0193, "GeForce 8800 GTS" },␊
185␉{ 0x10DE0194, "GeForce 8800 Ultra" },␊
186␉{ 0x10DE0197, "Tesla C870" },␊
187␉{ 0x10DE019D, "Quadro FX 5600" },␊
188␉{ 0x10DE019E, "Quadro FX 4600" },␊
189␉// 01A0 - 01AF␉␊
190␉// 01B0 - 01BF␉␊
191␉// 01C0 - 01CF␉␊
192␉// 01D0 - 01DF␉␉␊
193␉{ 0x10DE01D0, "GeForce 7350 LE" },␊
194␉{ 0x10DE01D1, "GeForce 7300 LE" },␊
195␉{ 0x10DE01D2, "GeForce 7550 LE" },␊
196␉{ 0x10DE01D3, "GeForce 7300 SE / 7200 GS" },␊
197␉{ 0x10DE01D6, "GeForce Go 7200" },␊
198␉{ 0x10DE01D7, "GeForce Go 7300" },␊
199␉{ 0x10DE01D8, "GeForce Go 7400" },␊
200␉{ 0x10DE01D9, "GeForce Go 7400 GS" },␊
201␉{ 0x10DE01DA, "Quadro NVS 110M" },␊
202␉{ 0x10DE01DB, "Quadro NVS 120M" },␊
203␉{ 0x10DE01DC, "Quadro FX 350M" },␊
204␉{ 0x10DE01DD, "GeForce 7500 LE" },␊
205␉{ 0x10DE01DE, "Quadro FX 350" },␊
206␉{ 0x10DE01DF, "GeForce 7300 GS" },␊
207␉// 01E0 - 01EF␉␊
208␉// 01F0 - 01FF␊
209␉// 0200 - 020F␉␊
210␉// 0210 - 021F␉␊
211␉{ 0x10DE0211, "GeForce 6800" },␊
212␉{ 0x10DE0212, "GeForce 6800 LE" },␊
213␉{ 0x10DE0215, "GeForce 6800 GT" },␊
214␉{ 0x10DE0218, "GeForce 6800 XT" },␊
215␉// 0220 - 022F␉␊
216␉{ 0x10DE0221, "GeForce 6200" },␊
217␉{ 0x10DE0222, "GeForce 6200 A-LE" },␊
218␉// 0230 - 023F␉␊
219␉// 0240 - 024F␉␊
220␉{ 0x10DE0240, "GeForce 6150" },␊
221␉{ 0x10DE0241, "GeForce 6150 LE" },␊
222␉{ 0x10DE0242, "GeForce 6100" },␊
223␉{ 0x10DE0244, "GeForce Go 6150" },␊
224␉{ 0x10DE0245, "Quadro NVS 210S / GeForce 6150LE" },␊
225␉{ 0x10DE0247, "GeForce Go 6100" },␊
226␉// 0250 - 025F␉␊
227␉// 0260 - 026F␉␊
228␉// 0270 - 027F␉␊
229␉// 0280 - 028F␉␉␊
230␉// 0290 - 029F␉␊
231␉{ 0x10DE0290, "GeForce 7900 GTX" },␊
232␉{ 0x10DE0291, "GeForce 7900 GT / GTO" },␊
233␉{ 0x10DE0292, "GeForce 7900 GS" },␊
234␉{ 0x10DE0293, "GeForce 7950 GX2" },␊
235␉{ 0x10DE0294, "GeForce 7950 GX2" },␊
236␉{ 0x10DE0295, "GeForce 7950 GT" },␊
237␉{ 0x10DE0298, "GeForce Go 7900 GS" },␊
238␉{ 0x10DE0299, "GeForce Go 7900 GTX" },␊
239␉{ 0x10DE029A, "Quadro FX 2500M" },␊
240␉{ 0x10DE029B, "Quadro FX 1500M" },␊
241␉{ 0x10DE029C, "Quadro FX 5500" },␊
242␉{ 0x10DE029D, "Quadro FX 3500" },␊
243␉{ 0x10DE029E, "Quadro FX 1500" },␊
244␉{ 0x10DE029F, "Quadro FX 4500 X2" },␊
245␉// 02A0 - 02AF␉␊
246␉// 02B0 - 02BF␉␊
247␉// 02C0 - 02CF␉␊
248␉// 02D0 - 02DF␉␉␊
249␉// 02E0 - 02EF␉␉␊
250␉{ 0x10DE02E0, "GeForce 7600 GT" },␊
251␉{ 0x10DE02E1, "GeForce 7600 GS" },␊
252␉{ 0x10DE02E2, "GeForce 7300 GT" },␊
253␉{ 0x10DE02E3, "GeForce 7900 GS" },␊
254␉{ 0x10DE02E4, "GeForce 7950 GT" },␊
255␉// 02F0 - 02FF␉␉␊
256␉// 0300 - 030F␉␉␊
257␉{ 0x10DE0301, "GeForce FX 5800 Ultra" },␊
258␉{ 0x10DE0302, "GeForce FX 5800" },␊
259␉{ 0x10DE0308, "Quadro FX 2000" },␊
260␉{ 0x10DE0309, "Quadro FX 1000" },␊
261␉// 0310 - 031F␉␉␊
262␉{ 0x10DE0311, "GeForce FX 5600 Ultra" },␊
263␉{ 0x10DE0312, "GeForce FX 5600" },␊
264␉{ 0x10DE0314, "GeForce FX 5600XT" },␊
265␉{ 0x10DE031A, "GeForce FX Go5600" },␊
266␉{ 0x10DE031B, "GeForce FX Go5650" },␊
267␉{ 0x10DE031C, "Quadro FX Go700" },␊
268␉// 0320 - 032F␉␉␊
269␉{ 0x10DE0324, "GeForce FX Go5200" },␊
270␉{ 0x10DE0325, "GeForce FX Go5250" },␊
271␉{ 0x10DE0326, "GeForce FX 5500" },␊
272␉{ 0x10DE0328, "GeForce FX Go5200 32M / 64M" },␊
273␉{ 0x10DE032A, "Quadro NVS 55/280 PCI" },␊
274␉{ 0x10DE032B, "Quadro FX 500 / 600 PCI" },␊
275␉{ 0x10DE032C, "GeForce FX Go53xx Series" },␊
276␉{ 0x10DE032D, "GeForce FX Go5100" },␊
277␉// 0330 - 033F␊
278␉{ 0x10DE0330, "GeForce FX 5900 Ultra" },␊
279␉{ 0x10DE0331, "GeForce FX 5900" },␊
280␉{ 0x10DE0332, "GeForce FX 5900XT" },␊
281␉{ 0x10DE0333, "GeForce FX 5950 Ultra" },␊
282␉{ 0x10DE0334, "GeForce FX 5900ZT" },␊
283␉{ 0x10DE0338, "Quadro FX 3000" },␊
284␉{ 0x10DE033F, "Quadro FX 700" },␊
285␉// 0340 - 034F␊
286␉{ 0x10DE0341, "GeForce FX 5700 Ultra" },␊
287␉{ 0x10DE0342, "GeForce FX 5700" },␊
288␉{ 0x10DE0343, "GeForce FX 5700LE" },␊
289␉{ 0x10DE0344, "GeForce FX 5700VE" },␊
290␉{ 0x10DE0347, "GeForce FX Go5700" },␊
291␉{ 0x10DE0348, "GeForce FX Go5700" },␊
292␉{ 0x10DE034C, "Quadro FX Go1000" },␊
293␉{ 0x10DE034E, "Quadro FX 1100" },␊
294␉// 0350 - 035F␉␊
295␉// 0360 - 036F␉␊
296␉// 0370 - 037F␉␊
297␉// 0380 - 038F␉␉␉␊
298␉{ 0x10DE038B, "GeForce 7650 GS" },␊
299␉// 0390 - 039F␊
300␉{ 0x10DE0390, "GeForce 7650 GS" },␊
301␉{ 0x10DE0391, "GeForce 7600 GT" },␊
302␉{ 0x10DE0392, "GeForce 7600 GS" },␊
303␉{ 0x10DE0393, "GeForce 7300 GT" },␊
304␉{ 0x10DE0394, "GeForce 7600 LE" },␊
305␉{ 0x10DE0395, "GeForce 7300 GT" },␊
306␉{ 0x10DE0397, "GeForce Go 7700" },␊
307␉{ 0x10DE0398, "GeForce Go 7600" },␊
308␉{ 0x10DE0399, "GeForce Go 7600 GT"},␊
309␉{ 0x10DE039A, "Quadro NVS 300M" },␊
310␉{ 0x10DE039B, "GeForce Go 7900 SE" },␊
311␉{ 0x10DE039C, "Quadro FX 550M" },␊
312␉{ 0x10DE039E, "Quadro FX 560" },␊
313␉// 03A0 - 03AF␉␊
314␉// 03B0 - 03BF␉␊
315␉// 03C0 - 03CF␉␊
316␉// 03D0 - 03DF␉␉␉␊
317␉{ 0x10DE03D0, "GeForce 6150SE nForce 430" },␊
318␉{ 0x10DE03D1, "GeForce 6100 nForce 405" },␊
319␉{ 0x10DE03D2, "GeForce 6100 nForce 400" },␊
320␉{ 0x10DE03D5, "GeForce 6100 nForce 420" },␊
321␉{ 0x10DE03D6, "GeForce 7025 / nForce 630a" },␊
322␉// 03E0 - 03EF␊
323␉// 03F0 - 03FF␊
324␉// 0400 - 040F␉␉␊
325␉{ 0x10DE0400, "GeForce 8600 GTS" },␊
326␉{ 0x10DE0401, "GeForce 8600 GT" },␊
327␉{ 0x10DE0402, "GeForce 8600 GT" },␊
328␉{ 0x10DE0403, "GeForce 8600 GS" },␊
329␉{ 0x10DE0404, "GeForce 8400 GS" },␊
330␉{ 0x10DE0405, "GeForce 9500M GS" },␊
331␉{ 0x10DE0406, "GeForce 8300 GS" },␊
332␉{ 0x10DE0407, "GeForce 8600M GT" },␊
333␉{ 0x10DE0408, "GeForce 9650M GS" },␊
334␉{ 0x10DE0409, "GeForce 8700M GT" },␊
335␉{ 0x10DE040A, "Quadro FX 370" },␊
336␉{ 0x10DE040B, "Quadro NVS 320M" },␊
337␉{ 0x10DE040C, "Quadro FX 570M" },␊
338␉{ 0x10DE040D, "Quadro FX 1600M" },␊
339␉{ 0x10DE040E, "Quadro FX 570" },␊
340␉{ 0x10DE040F, "Quadro FX 1700" },␊
341␉// 0410 - 041F␉␊
342␉{ 0x10DE0410, "GeForce GT 330" },␊
343␉// 0420 - 042F␉␊
344␉{ 0x10DE0420, "GeForce 8400 SE" },␊
345␉{ 0x10DE0421, "GeForce 8500 GT" },␊
346␉{ 0x10DE0422, "GeForce 8400 GS" },␊
347␉{ 0x10DE0423, "GeForce 8300 GS" },␊
348␉{ 0x10DE0424, "GeForce 8400 GS" },␊
349␉{ 0x10DE0425, "GeForce 8600M GS" },␊
350␉{ 0x10DE0426, "GeForce 8400M GT" },␊
351␉{ 0x10DE0427, "GeForce 8400M GS" },␊
352␉{ 0x10DE0428, "GeForce 8400M G" },␊
353␉{ 0x10DE0429, "Quadro NVS 140M" },␊
354␉{ 0x10DE042A, "Quadro NVS 130M" },␊
355␉{ 0x10DE042B, "Quadro NVS 135M" },␊
356␉{ 0x10DE042C, "GeForce 9400 GT" },␊
357␉{ 0x10DE042D, "Quadro FX 360M" },␊
358␉{ 0x10DE042E, "GeForce 9300M G" },␊
359␉{ 0x10DE042F, "Quadro NVS 290" },␊
360␉// 0430 - 043F␊
361␉// 0440 - 044F␊
362␉// 0450 - 045F␊
363␉// 0460 - 046F␊
364␉// 0470 - 047F␊
365␉// 0480 - 048F␊
366␉// 0490 - 049F␊
367␉// 04A0 - 04AF␊
368␉// 04B0 - 04BF␊
369␉// 04C0 - 04CF␊
370␉// 04D0 - 04DF␊
371␉// 04E0 - 04EF␊
372␉// 04F0 - 04FF␊
373␉// 0500 - 050F␉␊
374␉// 0510 - 051F␉␊
375␉// 0520 - 052F␉␊
376␉// 0530 - 053F␉␊
377␉{ 0x10DE053A, "GeForce 7050 PV / nForce 630a" },␊
378␉{ 0x10DE053B, "GeForce 7050 PV / nForce 630a" },␊
379␉{ 0x10DE053E, "GeForce 7025 / nForce 630a" },␊
380␉// 0540 - 054F␊
381␉// 0550 - 055F␊
382␉// 0560 - 056F␊
383␉// 0570 - 057F␊
384␉// 0580 - 058F␊
385␉// 0590 - 059F␊
386␉// 05A0 - 05AF␊
387␉// 05B0 - 05BF␊
388␉// 05C0 - 05CF␊
389␉// 05D0 - 05DF␊
390␉// 05E0 - 05EF␉␊
391␉{ 0x10DE05E0, "GeForce GTX 295" },␊
392␉{ 0x10DE05E1, "GeForce GTX 280" },␊
393␉{ 0x10DE05E2, "GeForce GTX 260" },␊
394␉{ 0x10DE05E3, "GeForce GTX 285" },␊
395␉{ 0x10DE05E6, "GeForce GTX 275" },␊
396␉{ 0x10DE05E7, "Tesla C1060" },␊
397␉{ 0x10DE05EA, "GeForce GTX 260" },␊
398␉{ 0x10DE05EB, "GeForce GTX 295" },␊
399␉{ 0x10DE05ED, "Quadroplex 2200 D2" },␊
400␉// 05F0 - 05FF␉␉␊
401␉{ 0x10DE05F8, "Quadroplex 2200 S4" },␊
402␉{ 0x10DE05F9, "Quadro CX" },␊
403␉{ 0x10DE05FD, "Quadro FX 5800" },␊
404␉{ 0x10DE05FE, "Quadro FX 4800" },␊
405␉{ 0x10DE05FF, "Quadro FX 3800" },␊
406␉// 0600 - 060F␉␊
407␉{ 0x10DE0600, "GeForce 8800 GTS 512" },␊
408␉{ 0x10DE0601, "GeForce 9800 GT" },␊
409␉{ 0x10DE0602, "GeForce 8800 GT" },␊
410␉{ 0x10DE0603, "GeForce GT 230" },␊
411␉{ 0x10DE0604, "GeForce 9800 GX2" },␊
412␉{ 0x10DE0605, "GeForce 9800 GT" },␊
413␉{ 0x10DE0606, "GeForce 8800 GS" },␊
414␉{ 0x10DE0607, "GeForce GTS 240" },␊
415␉{ 0x10DE0608, "GeForce 9800M GTX" },␊
416␉{ 0x10DE0609, "GeForce 8800M GTS" },␊
417␉{ 0x10DE060A, "GeForce GTX 280M" },␊
418␉{ 0x10DE060B, "GeForce 9800M GT" },␊
419␉{ 0x10DE060C, "GeForce 8800M GTX" },␊
420␉{ 0x10DE060D, "GeForce 8800 GS" },␊
421␉{ 0x10DE060F, "GeForce GTX 285M" },␊
422␉// 0610 - 061F␉␊
423␉{ 0x10DE0610, "GeForce 9600 GSO" },␊
424␉{ 0x10DE0611, "GeForce 8800 GT" },␊
425␉{ 0x10DE0612, "GeForce 9800 GTX" },␊
426␉{ 0x10DE0613, "GeForce 9800 GTX+" },␊
427␉{ 0x10DE0614, "GeForce 9800 GT" },␊
428␉{ 0x10DE0615, "GeForce GTS 250" },␊
429␉{ 0x10DE0617, "GeForce 9800M GTX" },␊
430␉{ 0x10DE0618, "GeForce GTX 260M" },␊
431␉{ 0x10DE0619, "Quadro FX 4700 X2" },␊
432␉{ 0x10DE061A, "Quadro FX 3700" },␊
433␉{ 0x10DE061B, "Quadro VX 200" },␊
434␉{ 0x10DE061C, "Quadro FX 3600M" },␊
435␉{ 0x10DE061D, "Quadro FX 2800M" },␊
436␉{ 0x10DE061F, "Quadro FX 3800M" },␊
437␉// 0620 - 062F␉␊
438␉{ 0x10DE0622, "GeForce 9600 GT" },␊
439␉{ 0x10DE0623, "GeForce 9600 GS" },␊
440␉{ 0x10DE0625, "GeForce 9600 GSO 512"},␊
441␉{ 0x10DE0626, "GeForce GT 130" },␊
442␉{ 0x10DE0627, "GeForce GT 140" },␊
443␉{ 0x10DE0628, "GeForce 9800M GTS" },␊
444␉{ 0x10DE062A, "GeForce 9700M GTS" },␊
445␉{ 0x10DE062C, "GeForce 9800M GTS" },␊
446␉{ 0x10DE062D, "GeForce 9600 GT" },␊
447␉{ 0x10DE062E, "GeForce 9600 GT" },␊
448␉// 0630 - 063F␉␊
449␉{ 0x10DE0631, "GeForce GTS 160M" },␊
450␉{ 0x10DE0632, "GeForce GTS 150M" },␊
451␉{ 0x10DE0635, "GeForce 9600 GSO" },␊
452␉{ 0x10DE0637, "GeForce 9600 GT" },␊
453␉{ 0x10DE0638, "Quadro FX 1800" },␊
454␉{ 0x10DE063A, "Quadro FX 2700M" },␊
455␉// 0640 - 064F␉␊
456␉{ 0x10DE0640, "GeForce 9500 GT" },␊
457␉{ 0x10DE0641, "GeForce 9400 GT" },␊
458␉{ 0x10DE0642, "GeForce 8400 GS" },␊
459␉{ 0x10DE0643, "GeForce 9500 GT" },␊
460␉{ 0x10DE0644, "GeForce 9500 GS" },␊
461␉{ 0x10DE0645, "GeForce 9500 GS" },␊
462␉{ 0x10DE0646, "GeForce GT 120" },␊
463␉{ 0x10DE0647, "GeForce 9600M GT" },␊
464␉{ 0x10DE0648, "GeForce 9600M GS" },␊
465␉{ 0x10DE0649, "GeForce 9600M GT" },␊
466␉{ 0x10DE064A, "GeForce 9700M GT" },␊
467␉{ 0x10DE064B, "GeForce 9500M G" },␊
468␉{ 0x10DE064C, "GeForce 9650M GT" },␊
469␉// 0650 - 065F␉␉␊
470␉{ 0x10DE0651, "GeForce G 110M" },␊
471␉{ 0x10DE0652, "GeForce GT 130M" },␊
472␉{ 0x10DE0653, "GeForce GT 120M" },␊
473␉{ 0x10DE0654, "GeForce GT 220M" },␊
474␉{ 0x10DE0656, "GeForce 9650 S" },␊
475␉{ 0x10DE0658, "Quadro FX 380" },␊
476␉{ 0x10DE0659, "Quadro FX 580" },␊
477␉{ 0x10DE065A, "Quadro FX 1700M" },␊
478␉{ 0x10DE065B, "GeForce 9400 GT" },␊
479␉{ 0x10DE065C, "Quadro FX 770M" },␊
480␉{ 0x10DE065F, "GeForce G210" },␊
481␉// 0660 - 066F␊
482␉// 0670 - 067F␊
483␉// 0680 - 068F␊
484␉// 0690 - 069F␊
485␉// 06A0 - 06AF␊
486␉// 06B0 - 06BF␊
487␉// 06C0 - 06CF␊
488␉{ 0x10DE06C0, "GeForce GTX 480" },␊
489␉{ 0x10DE06C3, "GeForce GTX D12U" },␊
490␉{ 0x10DE06C4, "GeForce GTX 465" },␊
491␉{ 0x10DE06CA, "GeForce GTX 480M" },␊
492␉{ 0x10DE06CD, "GeForce GTX 470" },␊
493␉// 06D0 - 06DF␊
494␉{ 0x10DE06D1, "Tesla C2050 / C2070" },␉// TODO: sub-device id for the C2050: 0x0771, sub-device id for the C2070: 0x0772␊
495␉{ 0x10DE06D2, "Tesla M2070" },␊
496␉{ 0x10DE06D8, "Quadro 6000" },␊
497␉{ 0x10DE06D9, "Quadro 5000" },␊
498␉{ 0x10DE06DA, "Quadro 5000M" },␊
499␉{ 0x10DE06DC, "Quadro 6000" },␊
500␉{ 0x10DE06DD, "Quadro 4000" },␊
501␉{ 0x10DE06DE, "Tesla M2050 / M2070" },␉// TODO: sub-device id for the M2050: 0x0846␊
502␉// 0x10DE06DE also applies to misc S2050, X2070, M2050, M2070␊
503␉// 06E0 - 06EF␉␊
504␉{ 0x10DE06E0, "GeForce 9300 GE" },␊
505␉{ 0x10DE06E1, "GeForce 9300 GS" },␊
506␉{ 0x10DE06E2, "GeForce 8400" },␊
507␉{ 0x10DE06E3, "GeForce 8400 SE" },␊
508␉{ 0x10DE06E4, "GeForce 8400 GS" },␊
509␉{ 0x10DE06E5, "GeForce 9300M GS" },␊
510␉{ 0x10DE06E6, "GeForce G100" },␊
511␉{ 0x10DE06E7, "GeForce 9300 SE" },␊
512␉{ 0x10DE06E8, "GeForce 9200M GS" },␊
513␉{ 0x10DE06E9, "GeForce 9300M GS" },␊
514␉{ 0x10DE06EA, "Quadro NVS 150M" },␊
515␉{ 0x10DE06EB, "Quadro NVS 160M" },␊
516␉{ 0x10DE06EC, "GeForce G 105M" },␊
517␉{ 0x10DE06EF, "GeForce G 103M" },␊
518␉// 06F0 - 06FF␉␊
519␉{ 0x10DE06F8, "Quadro NVS 420" },␊
520␉{ 0x10DE06F9, "Quadro FX 370 LP" },␊
521␉{ 0x10DE06FA, "Quadro NVS 450" },␊
522␉{ 0x10DE06FB, "Quadro FX 370M" },␊
523␉{ 0x10DE06FD, "Quadro NVS 295" },␊
524␉// 0700 - 070F␊
525␉// 0710 - 071F␊
526␉// 0720 - 072F␊
527␉// 0730 - 073F␊
528␉// 0740 - 074F␊
529␉// 0750 - 075F␊
530␉// 0760 - 076F␊
531␉// 0770 - 077F␊
532␉// 0780 - 078F␊
533␉// 0790 - 079F␊
534␉// 07A0 - 07AF␊
535␉// 07B0 - 07BF␊
536␉// 07C0 - 07CF␊
537␉// 07D0 - 07DF␉␊
538␉// 07E0 - 07EF␉␉␊
539␉{ 0x10DE07E0, "GeForce 7150 / nForce 630i" },␊
540␉{ 0x10DE07E1, "GeForce 7100 / nForce 630i" },␊
541␉{ 0x10DE07E2, "GeForce 7050 / nForce 630i" },␊
542␉{ 0x10DE07E3, "GeForce 7050 / nForce 610i" },␊
543␉{ 0x10DE07E5, "GeForce 7050 / nForce 620i" },␊
544␉// 07F0 - 07FF␉␊
545␉// 0800 - 080F␊
546␉// 0810 - 081F␊
547␉// 0820 - 082F␊
548␉// 0830 - 083F␊
549␉// 0840 - 084F␊
550␉{ 0x10DE0844, "GeForce 9100M G" },␊
551␉{ 0x10DE0845, "GeForce 8200M G" },␊
552␉{ 0x10DE0846, "GeForce 9200" },␊
553␉{ 0x10DE0847, "GeForce 9100" },␊
554␉{ 0x10DE0848, "GeForce 8300" },␊
555␉{ 0x10DE0849, "GeForce 8200" },␊
556␉{ 0x10DE084A, "nForce 730a" },␊
557␉{ 0x10DE084B, "GeForce 9200" },␊
558␉{ 0x10DE084C, "nForce 980a / 780a SLI" },␊
559␉{ 0x10DE084D, "nForce 750a SLI" },␊
560␉{ 0x10DE084F, "GeForce 8100 / nForce 720a" },␊
561␉// 0850 - 085F␊
562␉// 0860 - 086F␉␊
563␉{ 0x10DE0860, "GeForce 9400" },␊
564␉{ 0x10DE0861, "GeForce 9400" },␊
565␉{ 0x10DE0862, "GeForce 9400M G" },␊
566␉{ 0x10DE0863, "GeForce 9400M" },␊
567␉{ 0x10DE0864, "GeForce 9300" },␊
568␉{ 0x10DE0865, "ION" },␊
569␉{ 0x10DE0866, "GeForce 9400M G" },␊
570␉{ 0x10DE0867, "GeForce 9400" },␊
571␉{ 0x10DE0868, "nForce 760i SLI" },␊
572␉{ 0x10DE086A, "GeForce 9400" },␊
573␉{ 0x10DE086C, "GeForce 9300 / nForce 730i" },␊
574␉{ 0x10DE086D, "GeForce 9200" },␊
575␉{ 0x10DE086E, "GeForce 9100M G" },␊
576␉{ 0x10DE086F, "GeForce 8200M G" },␊
577␉// 0870 - 087F␉␊
578␉{ 0x10DE0870, "GeForce 9400M" },␊
579␉{ 0x10DE0871, "GeForce 9200" },␊
580␉{ 0x10DE0872, "GeForce G102M" },␊
581␉{ 0x10DE0873, "GeForce G102M" },␊
582␉{ 0x10DE0874, "ION 9300M" },␉␊
583␉{ 0x10DE0876, "ION" },␊
584␉{ 0x10DE087A, "GeForce 9400" },␊
585␉{ 0x10DE087D, "ION 9400M" },␊
586␉{ 0x10DE087E, "ION LE" },␊
587␉{ 0x10DE087F, "ION LE" },␊
588␉// 0880 - 088F␊
589␉// 0890 - 089F␊
590␉// 08A0 - 08AF␊
591␉// 08B0 - 08BF␊
592␉// 08C0 - 08CF␊
593␉// 08D0 - 08DF␉␊
594␉// 08E0 - 08EF␉␉␉␊
595␉// 08F0 - 08FF␊
596␉// 0900 - 090F␊
597␉// 0910 - 091F␊
598␉// 0920 - 092F␊
599␉// 0930 - 093F␊
600␉// 0940 - 094F␊
601␉// 0950 - 095F␊
602␉// 0960 - 096F␊
603␉// 0970 - 097F␊
604␉// 0980 - 098F␊
605␉// 0990 - 099F␊
606␉// 09A0 - 09AF␊
607␉// 09B0 - 09BF␊
608␉// 09C0 - 09CF␊
609␉// 09D0 - 09DF␉␊
610␉// 09E0 - 09EF␊
611␉// 09F0 - 09FF␊
612␉// 0A00 - 0A0F␊
613␉// 0A10 - 0A1F␊
614␉// 0A20 - 0A2F␊
615␉{ 0x10DE0A20, "GeForce GT220" },␊
616␉{ 0x10DE0A22, "GeForce 315" },␊
617␉{ 0x10DE0A23, "GeForce 210" },␊
618␉{ 0x10DE0A28, "GeForce GT 230M" },␊
619␉{ 0x10DE0A29, "GeForce GT 330M" },␊
620␉{ 0x10DE0A2A, "GeForce GT 230M" },␊
621␉{ 0x10DE0A2B, "GeForce GT 330M" },␊
622␉{ 0x10DE0A2C, "NVS 5100M" },␊
623␉{ 0x10DE0A2D, "GeForce GT 320M" },␉␊
624␉// 0A30 - 0A3F␉␊
625␉{ 0x10DE0A34, "GeForce GT 240M" },␊
626␉{ 0x10DE0A35, "GeForce GT 325M" },␊
627␉{ 0x10DE0A3C, "Quadro FX 880M" },␊
628␉// 0A40 - 0A4F␊
629␉// 0A50 - 0A5F␊
630␉// 0A60 - 0A6F␊
631␉{ 0x10DE0A60, "GeForce G210" },␊
632␉{ 0x10DE0A62, "GeForce 205" },␊
633␉{ 0x10DE0A63, "GeForce 310" },␊
634␉{ 0x10DE0A64, "ION" },␊
635␉{ 0x10DE0A65, "GeForce 210" },␊
636␉{ 0x10DE0A66, "GeForce 310" },␊
637␉{ 0x10DE0A67, "GeForce 315" },␊
638␉{ 0x10DE0A68, "GeForce G105M" },␊
639␉{ 0x10DE0A69, "GeForce G105M" },␊
640␉{ 0x10DE0A6A, "NVS 2100M" },␊
641␉{ 0x10DE0A6C, "NVS 3100M" },␊
642␉{ 0x10DE0A6E, "GeForce 305M" },␊
643␉{ 0x10DE0A6F, "ION" },␉␊
644␉// 0A70 - 0A7F␊
645␉{ 0x10DE0A70, "GeForce 310M" },␊
646␉{ 0x10DE0A71, "GeForce 305M" },␊
647␉{ 0x10DE0A72, "GeForce 310M" },␊
648␉{ 0x10DE0A73, "GeForce 305M" },␊
649␉{ 0x10DE0A74, "GeForce G210M" },␊
650␉{ 0x10DE0A75, "GeForce G310M" },␊
651␉{ 0x10DE0A78, "Quadro FX 380 LP" },␊
652␉{ 0x10DE0A7C, "Quadro FX 380M" },␊
653␉// 0A80 - 0A8F␊
654␉// 0A90 - 0A9F␊
655␉// 0AA0 - 0AAF␊
656␉// 0AB0 - 0ABF␊
657␉// 0AC0 - 0ACF␊
658␉// 0AD0 - 0ADF␉␊
659␉// 0AE0 - 0AEF␊
660␉// 0AF0 - 0AFF␊
661␉// 0B00 - 0B0F␊
662␉// 0B10 - 0B1F␊
663␉// 0B20 - 0B2F␊
664␉// 0B30 - 0B3F␊
665␉// 0B40 - 0B4F␊
666␉// 0B50 - 0B5F␊
667␉// 0B60 - 0B6F␊
668␉// 0B70 - 0B7F␊
669␉// 0B80 - 0B8F␊
670␉// 0B90 - 0B9F␊
671␉// 0BA0 - 0BAF␊
672␉// 0BB0 - 0BBF␊
673␉// 0BC0 - 0BCF␊
674␉// 0BD0 - 0BDF␉␊
675␉// 0BE0 - 0BEF␊
676␉// 0BF0 - 0BFF␊
677␉// 0C00 - 0C0F␊
678␉// 0C10 - 0C1F␊
679␉// 0C20 - 0C2F␊
680␉// 0C30 - 0C3F␊
681␉// 0C40 - 0C4F␊
682␉// 0C50 - 0C5F␊
683␉// 0C60 - 0C6F␊
684␉// 0C70 - 0C7F␊
685␉// 0C80 - 0C8F␊
686␉// 0C90 - 0C9F␊
687␉// 0CA0 - 0CAF␊
688␉{ 0x10DE0CA0, "GeForce GT 330 " },␊
689␉{ 0x10DE0CA2, "GeForce GT 320" },␊
690␉{ 0x10DE0CA3, "GeForce GT 240" },␊
691␉{ 0x10DE0CA4, "GeForce GT 340" },␊
692␉{ 0x10DE0CA7, "GeForce GT 330" },␊
693␉{ 0x10DE0CA8, "GeForce GTS 260M" },␊
694␉{ 0x10DE0CA9, "GeForce GTS 250M" },␊
695␉{ 0x10DE0CAC, "GeForce 315" },␊
696␉{ 0x10DE0CAF, "GeForce GT 335M" },␊
697␉// 0CB0 - 0CBF␉␊
698␉{ 0x10DE0CB0, "GeForce GTS 350M" },␊
699␉{ 0x10DE0CB1, "GeForce GTS 360M" },␊
700␉{ 0x10DE0CBC, "Quadro FX 1800M" },␊
701␉// 0CC0 - 0CCF␊
702␉// 0CD0 - 0CDF␉␊
703␉// 0CE0 - 0CEF␊
704␉// 0CF0 - 0CFF␊
705␉// 0D00 - 0D0F␊
706␉// 0D10 - 0D1F␊
707␉// 0D20 - 0D2F␊
708␉// 0D30 - 0D3F␊
709␉// 0D40 - 0D4F␊
710␉// 0D50 - 0D5F␊
711␉// 0D60 - 0D6F␊
712␉// 0D70 - 0D7F␊
713␉// 0D80 - 0D8F␊
714␉// 0D90 - 0D9F␊
715␉// 0DA0 - 0DAF␉␊
716␉// 0DB0 - 0DBF␊
717␉// 0DC0 - 0DCF␊
718␉{ 0x10DE0DC0, "GeForce GT 440" },␊
719␉{ 0x10DE0DC1, "D12-P1-35" },␊
720␉{ 0x10DE0DC2, "D12-P1-35" },␊
721␉{ 0x10DE0DC4, "GeForce GTS 450" },␊
722␉{ 0x10DE0DC5, "GeForce GTS 450" },␊
723␉{ 0x10DE0DC6, "GeForce GTS 450" },␊
724␉{ 0x10DE0DCA, "GF10x" },␊
725␉// 0DD0 - 0DDF␉␊
726␉{ 0x10DE0DD1, "GeForce GTX 460M" },␊
727␉{ 0x10DE0DD2, "GeForce GT 445M" },␊
728␉{ 0x10DE0DD3, "GeForce GT 435M" },␊
729␉{ 0x10DE0DD8, "Quadro 2000" },␊
730␉{ 0x10DE0DDE, "GF106-ES" },␊
731␉{ 0x10DE0DDF, "GF106-INT" },␊
732␉// 0DE0 - 0DEF␉␊
733␉{ 0x10DE0DE0, "GeForce GT 440" },␊
734␉{ 0x10DE0DE1, "GeForce GT 430" },␊
735␉{ 0x10DE0DE2, "GeForce GT 420" },␊
736␉{ 0x10DE0DE5, "GeForce GT 530" },␊
737␉{ 0x10DE0DEB, "GeForce GT 555M" },␊
738␉{ 0x10DE0DEE, "GeForce GT 415M" },␊
739␉// 0DF0 - 0DFF␉␊
740␉{ 0x10DE0DF0, "GeForce GT 425M" },␊
741␉{ 0x10DE0DF1, "GeForce GT 420M" },␊
742␉{ 0x10DE0DF2, "GeForce GT 435M" },␊
743␉{ 0x10DE0DF3, "GeForce GT 420M" },␊
744␉{ 0x10DE0DF8, "Quadro 600" },␊
745␉{ 0x10DE0DFE, "GF108 ES" },␊
746␉{ 0x10DE0DFF, "GF108 INT" },␊
747␉// 0E00 - 0E0F␊
748␉// 0E10 - 0E1F␊
749␉// 0E20 - 0E2F␊
750␉{ 0x10DE0E21, "D12U-25" },␊
751␉{ 0x10DE0E22, "GeForce GTX 460" },␊
752␉{ 0x10DE0E23, "GeForce GTX 460 SE" },␊
753␉{ 0x10DE0E24, "GeForce GTX 460" },␊
754␉{ 0x10DE0E25, "D12U-50" },␊
755␉// 0E30 - 0E3F␉␊
756␉{ 0x10DE0E30, "GeForce GTX 470M" },␊
757␉{ 0x10DE0E38, "GF104GL" },␊
758␉{ 0x10DE0E3E, "GF104-ES" },␊
759␉{ 0x10DE0E3F, "GF104-INT" },␊
760␉// 0E40 - 0E4F␉␊
761␉// 0E50 - 0E5F␊
762␉// 0E60 - 0E6F␊
763␉// 0E70 - 0E7F␊
764␉// 0E80 - 0E8F␊
765␉// 0E90 - 0E9F␊
766␉// 0EA0 - 0EAF␊
767␉// 0EB0 - 0EBF␊
768␉// 0EC0 - 0ECF␊
769␉// 0ED0 - 0EDF␉␊
770␉// 0EE0 - 0EEF␊
771␉// 0EF0 - 0EFF␊
772␉// 0F00 - 0F0F␊
773␉// 0F10 - 0F1F␊
774␉// 0F20 - 0F2F␊
775␉// 0F30 - 0F3F␊
776␉// 0F40 - 0F4F␊
777␉// 0F50 - 0F5F␊
778␉// 0F60 - 0F6F␊
779␉// 0F70 - 0F7F␊
780␉// 0F80 - 0F8F␊
781␉// 0F90 - 0F9F␊
782␉// 0FA0 - 0FAF␊
783␉// 0FB0 - 0FBF␊
784␉// 0FC0 - 0FCF␊
785␉// 0FD0 - 0FDF␊
786␉// 0FE0 - 0FEF␊
787␉// 0FF0 - 0FFF␊
788␉// 1000 - 100F␊
789␉// 1010 - 101F␊
790␉// 1020 - 102F␊
791␉// 1030 - 103F␊
792␉// 1040 - 104F␊
793␉{ 0x10DE1040, "GeForce GT 520" },␉␊
794␉// 1050 - 105F␊
795␉{ 0x10DE1050, "GeForce GT 520M" },␊
796␉// 1060 - 106F␊
797␉// 1070 - 107F␊
798␉// 1080 - 108F␊
799␉{ 0x10DE1080, "GeForce GTX 580" },␊
800␉{ 0x10DE1081, "GeForce GTX 570" },␊
801␉{ 0x10DE1082, "GeForce GTX 560 Ti" },␊
802␉{ 0x10DE1083, "D13U" },␊
803␉{ 0x10DE1088, "GeForce GTX 590" },␊
804␉// 1090 - 109F␉␊
805␉{ 0x10DE1098, "D13U" },␊
806␉{ 0x10DE109A, "N12E-Q5" },␊
807␉// 10A0 - 10AF␊
808␉// 10B0 - 10BF␊
809␉// 10C0 - 10CF␊
810␉{ 0x10DE10C3, "GeForce 8400 GS" },␊
811␉{ 0x10DE10C5, "GeForce 405" },␊
812␉// 1200 - ␊
813␉{ 0x10DE1200, "GeForce GTX 560 Ti" },␊
814␉{ 0x10DE1244, "GeForce GTX 550 Ti" },␊
815␉{ 0x10DE1245, "GeForce GTS 450" }␉␊
816};␊
817static uint16_t swap16(uint16_t x);␊
818static uint16_t read16(uint8_t *ptr, uint16_t offset);␊
819#if 0␊
820static uint32_t swap32(uint32_t x);␊
821static uint8_t read8(uint8_t *ptr, uint16_t offset);␊
822static uint32_t read32(uint8_t *ptr, uint16_t offset);␊
823#endif␊
824static int patch_nvidia_rom(uint8_t *rom);␊
825static char *get_nvidia_model(uint32_t id);␊
826static uint32_t load_nvidia_bios_file(const char *filename, uint8_t *buf, int bufsize);␊
827static int devprop_add_nvidia_template(struct DevPropDevice *device);␊
828static int hex2bin(const char *hex, uint8_t *bin, int len);␊
829static unsigned long long mem_detect(volatile uint8_t *regs, uint8_t nvCardType, pci_dt_t *nvda_dev);␊
830␊
831␊
832static uint16_t swap16(uint16_t x)␊
833{␊
834␉return (((x & 0x00FF) << 8) | ((x & 0xFF00) >> 8));␊
835}␊
836␊
837static uint16_t read16(uint8_t *ptr, uint16_t offset)␊
838{␊
839␉uint8_t ret[2];␊
840␉ret[0] = ptr[offset+1];␊
841␉ret[1] = ptr[offset];␊
842␉return *((uint16_t*)&ret);␊
843}␊
844␊
845#if 0␊
846static uint32_t swap32(uint32_t x)␊
847{␊
848␉return ((x & 0x000000FF) << 24) | ((x & 0x0000FF00) << 8 ) | ((x & 0x00FF0000) >> 8 ) | ((x & 0xFF000000) >> 24);␊
849}␊
850␊
851static uint8_t read8(uint8_t *ptr, uint16_t offset)␊
852{ ␊
853␉return ptr[offset];␊
854}␊
855␊
856static uint32_t read32(uint8_t *ptr, uint16_t offset)␊
857{␊
858␉uint8_t ret[4];␊
859␉ret[0] = ptr[offset+3];␊
860␉ret[1] = ptr[offset+2];␊
861␉ret[2] = ptr[offset+1];␊
862␉ret[3] = ptr[offset];␊
863␉return *((uint32_t*)&ret);␊
864}␊
865#endif␊
866␊
867static int patch_nvidia_rom(uint8_t *rom)␊
868{␊
869␉if (!rom || (rom[0] != 0x55 && rom[1] != 0xaa)) {␊
870␉␉printf("False ROM signature: 0x%02x%02x\n", rom[0], rom[1]);␊
871␉␉return PATCH_ROM_FAILED;␊
872␉}␊
873␉␊
874␉uint16_t dcbptr = swap16(read16(rom, 0x36));␊
875␉if(!dcbptr) {␊
876␉␉printf("no dcb table found\n");␊
877␉␉return PATCH_ROM_FAILED;␊
878␉}/* else␊
879␉ printf("dcb table at offset 0x%04x\n", dcbptr);␊
880␉ */␊
881␉uint8_t *dcbtable = &rom[dcbptr];␊
882␉uint8_t dcbtable_version = dcbtable[0];␊
883␉uint8_t headerlength = 0;␊
884␉uint8_t recordlength = 0;␊
885␉uint8_t numentries = 0;␊
886␉␊
887␉if(dcbtable_version >= 0x20) {␊
888␉␉uint32_t sig;␊
889␉␉␊
890␉␉if(dcbtable_version >= 0x30) {␊
891␉␉␉headerlength = dcbtable[1];␊
892␉␉␉numentries = dcbtable[2];␊
893␉␉␉recordlength = dcbtable[3];␊
894␉␉␉sig = *(uint32_t *)&dcbtable[6];␊
895␉␉} else {␊
896␉␉␉sig = *(uint32_t *)&dcbtable[4];␊
897␉␉␉headerlength = 8;␊
898␉␉}␊
899␉␉if (sig != 0x4edcbdcb) {␊
900␉␉␉printf("bad display config block signature (0x%8x)\n", sig);␊
901␉␉␉return PATCH_ROM_FAILED;␊
902␉␉}␊
903␉} else if (dcbtable_version >= 0x14) { /* some NV15/16, and NV11+ */␊
904␉␉char sig[8] = { 0 };␊
905␉␉␊
906␉␉strncpy(sig, (char *)&dcbtable[-7], 7);␊
907␉␉recordlength = 10;␊
908␉␉if (strcmp(sig, "DEV_REC")) {␊
909␉␉␉printf("Bad Display Configuration Block signature (%s)\n", sig);␊
910␉␉␉return PATCH_ROM_FAILED;␊
911␉␉}␊
912␉} else {␊
913␉␉return PATCH_ROM_FAILED;␊
914␉}␊
915␉␊
916␉if(numentries >= MAX_NUM_DCB_ENTRIES)␊
917␉␉numentries = MAX_NUM_DCB_ENTRIES;␊
918␉␊
919␉uint8_t num_outputs = 0, i=0;␊
920␉struct dcbentry {␊
921␉␉uint8_t type;␊
922␉␉uint8_t index;␊
923␉␉uint8_t *heads;␊
924␉};␊
925 ␊
926 struct dcbentry entries[MAX_NUM_DCB_ENTRIES];␊
927␉␊
928␉for (i = 0; i < numentries; i++) {␊
929␉␉uint32_t connection;␊
930␉␉connection = *(uint32_t *)&dcbtable[headerlength + recordlength * i];␊
931␉␉/* Should we allow discontinuous DCBs? Certainly DCB I2C tables can be discontinuous */␊
932␉␉if ((connection & 0x0000000f) == 0x0000000f) /* end of records */ ␊
933␉␉␉continue;␊
934␉␉if (connection == 0x00000000) /* seen on an NV11 with DCB v1.5 */ ␊
935␉␉␉continue;␊
936␉␉if ((connection & 0xf) == 0x6) /* we skip type 6 as it doesnt appear on macbook nvcaps */␊
937␉␉␉continue;␊
938␉␉␊
939␉␉entries[num_outputs].type = connection & 0xf;␊
940␉␉entries[num_outputs].index = num_outputs;␊
941␉␉entries[num_outputs++].heads = (uint8_t*)&(dcbtable[(headerlength + recordlength * i) + 1]);␊
942␊
943␉}␊
944␉␊
945␉int has_lvds = false;␊
946␉uint8_t channel1 = 0, channel2 = 0;␊
947␉␊
948␉for(i=0; i<num_outputs; i++) {␊
949␉␉if(entries[i].type == 3) {␊
950␉␉␉has_lvds = true;␊
951␉␉␉//printf("found LVDS\n");␊
952␉␉␉channel1 |= ( 0x1 << entries[i].index);␊
953␉␉␉entries[i].type = TYPE_GROUPED;␊
954␉␉}␊
955␉}␊
956␉// if we have a LVDS output, we group the rest to the second channel␊
957␉if(has_lvds) {␊
958␉␉for(i=0; i<num_outputs; i++) {␊
959␉␉␉if(entries[i].type == TYPE_GROUPED)␊
960␉␉␉␉continue;␊
961␉␉␉channel2 |= ( 0x1 << entries[i].index);␊
962␉␉␉entries[i].type = TYPE_GROUPED;␊
963␉␉}␊
964␉} else {␊
965␉␉//␊
966␉␉int x;␊
967␉␉// we loop twice as we need to generate two channels␊
968␉␉for(x=0; x<=1; x++) {␊
969␉␉␉for(i=0; i<num_outputs; i++) {␊
970␉␉␉␉if(entries[i].type == TYPE_GROUPED)␊
971␉␉␉␉␉continue;␊
972␉␉␉␉// if type is TMDS, the prior output is ANALOG␊
973␉␉␉␉// we always group ANALOG and TMDS␊
974␉␉␉␉// if there is a TV output after TMDS, we group it to that channel as well␊
975␉␉␉␉if(i && entries[i].type == 0x2) {␊
976␉␉␉␉␉switch (x) {␊
977␉␉␉␉␉␉case 0:␊
978␉␉␉␉␉␉␉//printf("group channel 1\n");␊
979␉␉␉␉␉␉␉channel1 |= ( 0x1 << entries[i].index);␊
980␉␉␉␉␉␉␉entries[i].type = TYPE_GROUPED;␊
981␉␉␉␉␉␉␉if(entries[i-1].type == 0x0) {␊
982␉␉␉␉␉␉␉␉channel1 |= ( 0x1 << entries[i-1].index);␊
983␉␉␉␉␉␉␉␉entries[i-1].type = TYPE_GROUPED;␊
984␉␉␉␉␉␉␉}␊
985␉␉␉␉␉␉␉// group TV as well if there is one␊
986␉␉␉␉␉␉␉if( ((i+1) < num_outputs) && (entries[i+1].type == 0x1) ) {␊
987␉␉␉␉␉␉␉␉//␉printf("group tv1\n");␊
988␉␉␉␉␉␉␉␉channel1 |= ( 0x1 << entries[i+1].index);␊
989␉␉␉␉␉␉␉␉entries[i+1].type = TYPE_GROUPED;␊
990␉␉␉␉␉␉␉}␊
991␉␉␉␉␉␉␉break;␊
992␉␉␉␉␉␉case 1:␊
993␉␉␉␉␉␉␉//printf("group channel 2 : %d\n", i);␊
994␉␉␉␉␉␉␉channel2 |= ( 0x1 << entries[i].index);␊
995␉␉␉␉␉␉␉entries[i].type = TYPE_GROUPED;␊
996␉␉␉␉␉␉␉if(entries[i-1].type == 0x0) {␊
997␉␉␉␉␉␉␉␉channel2 |= ( 0x1 << entries[i-1].index);␊
998␉␉␉␉␉␉␉␉entries[i-1].type = TYPE_GROUPED;␊
999␉␉␉␉␉␉␉}␊
1000␉␉␉␉␉␉␉// group TV as well if there is one␊
1001␉␉␉␉␉␉␉if( ((i+1) < num_outputs) && (entries[i+1].type == 0x1) ) {␊
1002␉␉␉␉␉␉␉␉//␉printf("group tv2\n");␊
1003␉␉␉␉␉␉␉␉channel2 |= ( 0x1 << entries[i+1].index);␊
1004␉␉␉␉␉␉␉␉entries[i+1].type = TYPE_GROUPED;␊
1005␉␉␉␉␉␉␉}␊
1006␉␉␉␉␉␉␉break;␊
1007␉␉␉␉␉␉default:␊
1008␉␉␉␉␉␉␉break;␊
1009␉␉␉␉␉␉␉␊
1010␉␉␉␉␉}␊
1011␉␉␉␉␉break;␊
1012␉␉␉␉}␊
1013␉␉␉}␊
1014␉␉}␊
1015␉}␊
1016␉␊
1017␉// if we have left ungrouped outputs merge them to the empty channel␊
1018␉uint8_t *togroup;// = (channel1 ? (channel2 ? NULL : &channel2) : &channel1);␊
1019␉togroup = &channel2;␊
1020␉for(i=0; i<num_outputs;i++)␊
1021␉␉if(entries[i].type != TYPE_GROUPED) {␊
1022␉␉␉//printf("%d not grouped\n", i);␊
1023␉␉␉if(togroup)␊
1024␉␉␉␉*togroup |= ( 0x1 << entries[i].index);␊
1025␉␉␉entries[i].type = TYPE_GROUPED;␊
1026␉␉}␊
1027␉␊
1028␉if(channel1 > channel2) {␊
1029␉␉uint8_t buff = channel1;␊
1030␉␉channel1 = channel2;␊
1031␉␉channel2 = buff;␊
1032␉}␊
1033␉␊
1034␉default_NVCAP[6] = channel1;␊
1035␉default_NVCAP[8] = channel2;␊
1036␉␊
1037␉// patching HEADS␊
1038␉for(i=0; i<num_outputs;i++) {␊
1039␉␉if(channel1 & (1 << i))␊
1040␉␉␉*entries[i].heads = 1;␊
1041␉␉else if(channel2 & (1 << i))␊
1042␉␉␉*entries[i].heads = 2;␊
1043␉}␊
1044␉␊
1045␉return (has_lvds ? PATCH_ROM_SUCCESS_HAS_LVDS : PATCH_ROM_SUCCESS);␊
1046}␊
1047␊
1048static char *get_nvidia_model(uint32_t id) {␊
1049␉unsigned int␉i;␊
1050␊
1051␉for (i=1; i< (sizeof(NVKnownChipsets) / sizeof(NVKnownChipsets[0])); i++) {␊
1052␉␉if (NVKnownChipsets[i].device == id) {␊
1053␉␉␉return NVKnownChipsets[i].name;␊
1054␉␉}␊
1055␉}␊
1056␉return NVKnownChipsets[0].name;␊
1057}␊
1058␊
1059static uint32_t load_nvidia_bios_file(const char *filename, uint8_t *buf, int bufsize)␊
1060{␊
1061␉int␉fd;␊
1062␉int␉size;␊
1063␊
1064␉if ((fd = open_bvdev("bt(0,0)", filename)) < 0) {␊
1065␉␉return 0;␊
1066␉}␊
1067␉size = file_size(fd);␊
1068␉if (size > bufsize) {␊
1069␉␉printf("Filesize of %s is bigger than expected! Truncating to 0x%x Bytes!\n", filename, bufsize);␊
1070␉␉size = bufsize;␊
1071␉}␊
1072␉size = read(fd, (char *)buf, size);␊
1073␉close(fd);␊
1074␉return size > 0 ? size : 0;␊
1075}␊
1076␊
1077static int devprop_add_nvidia_template(struct DevPropDevice *device)␊
1078{␊
1079␉char␉tmp[16]; ␊
1080␊
1081␉if(!device)␊
1082␉␉return 0;␊
1083␊
1084␉if(!DP_ADD_TEMP_VAL(device, nvidia_compatible_0))␊
1085␉␉return 0;␊
1086␉if(!DP_ADD_TEMP_VAL(device, nvidia_device_type_0))␊
1087␉␉return 0;␊
1088␉if(!DP_ADD_TEMP_VAL(device, nvidia_name_0))␊
1089␉␉return 0;␊
1090␉if(!DP_ADD_TEMP_VAL(device, nvidia_compatible_1))␊
1091␉␉return 0;␊
1092␉if(!DP_ADD_TEMP_VAL(device, nvidia_device_type_1))␊
1093␉␉return 0;␊
1094␉if(!DP_ADD_TEMP_VAL(device, nvidia_name_1))␊
1095␉␉return 0;␊
1096␉if(!DP_ADD_TEMP_VAL(device, nvidia_device_type))␊
1097␉␉return 0;␊
1098␉// Rek : Dont use sprintf return, it does not WORK !! our custom sprintf() always return 0!␊
1099␉// len = sprintf(tmp, "Slot-%x", devices_number);␊
1100␉sprintf(tmp, "Slot-%x",devices_number);␊
1101␉devprop_add_value(device, "AAPL,slot-name", (uint8_t *) tmp, strlen(tmp));␊
1102␉devices_number++;␊
1103␊
1104␉return 1;␊
1105}␊
1106␊
1107static int hex2bin(const char *hex, uint8_t *bin, int len)␊
1108{␊
1109␉char␉*p;␊
1110␉int␉i;␊
1111␉char␉buf[3];␊
1112 ␊
1113␉if (hex == NULL || bin == NULL || len <= 0 || strlen(hex) != len * 2) {␊
1114␉␉printf("[ERROR] bin2hex input error\n");␊
1115␉␉return -1;␊
1116␉}␊
1117 ␊
1118␉buf[2] = '\0';␊
1119␉p = (char *) hex;␊
1120␉for (i=0; i<len; i++) {␊
1121␉␉if (p[0] == '\0' || p[1] == '\0' || !isxdigit(p[0]) || !isxdigit(p[1])) {␊
1122␉␉␉printf("[ERROR] bin2hex '%s' syntax error\n", hex);␊
1123␉␉␉return -2;␊
1124␉␉}␊
1125␉␉buf[0] = *p++;␊
1126␉␉buf[1] = *p++;␊
1127␉␉bin[i] = (unsigned char) strtoul(buf, NULL, 16);␊
1128␉}␊
1129␉return 0;␊
1130}␊
1131␊
1132unsigned long long mem_detect(volatile uint8_t *regs, uint8_t nvCardType, pci_dt_t *nvda_dev)␊
1133{␊
1134␉unsigned long long vram_size = 0;␊
1135␉␊
1136␉if (nvCardType < NV_ARCH_50)␊
1137␉{␊
1138␉␉vram_size = REG32(NV04_PFB_FIFO_DATA);␊
1139␉␉vram_size &= NV10_PFB_FIFO_DATA_RAM_AMOUNT_MB_MASK;␊
1140␉}␊
1141␉else if (nvCardType < NV_ARCH_C0)␊
1142␉{␊
1143␉␉vram_size = REG32(NV04_PFB_FIFO_DATA);␊
1144␉␉vram_size |= (vram_size & 0xff) << 32;␊
1145␉␉vram_size &= 0xffffffff00ll;␊
1146␉}␊
1147␉else // >= NV_ARCH_C0␊
1148␉{␊
1149␉␉vram_size = REG32(NVC0_MEM_CTRLR_RAM_AMOUNT) << 20;␊
1150␉␉vram_size *= REG32(NVC0_MEM_CTRLR_COUNT);␊
1151␉}␊
1152␉␊
1153␉// Workaround for GT 420/430 & 9600M GT␊
1154␉switch (nvda_dev->device_id)␊
1155␉{␊
1156␉␉case 0x0DE1: // GT 430␊
1157␉␉case 0x0DE2: // GT 420␊
1158 vram_size = 1024*1024*1024; ␊
1159 break;␊
1160␉␉case 0x0649: // 9600M GT␊
1161 vram_size = 512*1024*1024;␊
1162 break;␉␊
1163␉␉default: ␊
1164 break;␊
1165␉}␊
1166␉␊
1167␉return vram_size;␊
1168}␊
1169␊
1170typedef struct _dcfg_t {␊
1171 uint8_t val0;␊
1172 uint8_t val1;␊
1173 uint8_t val2;␊
1174 uint8_t val3;␊
1175} dcfg_t;␊
1176␊
1177bool setup_nvidia_devprop(pci_dt_t *nvda_dev)␊
1178{␊
1179␉struct DevPropDevice␉␉*device;␊
1180␉char␉␉␉␉␉␉*devicepath;␊
1181␉struct pci_rom_pci_header_t␉*rom_pci_header;␉␊
1182␉volatile uint8_t␉*regs;␊
1183␉uint8_t␉␉␉␉*rom;␊
1184␉uint8_t␉␉␉␉*nvRom;␊
1185␉uint8_t␉␉␉␉nvCardType;␊
1186␉unsigned long long␉videoRam;␊
1187␉uint32_t␉␉␉nvBiosOveride;␊
1188␉uint32_t␉␉␉bar[7];␊
1189␉uint32_t␉␉␉boot_display;␊
1190␉int␉␉␉␉␉nvPatch;␊
1191␉int␉␉␉␉␉len;␊
1192␉char␉␉␉␉biosVersion[32];␊
1193␉char␉␉␉␉nvFilename[32];␊
1194␉char␉␉␉␉kNVCAP[12];␊
1195␉char␉␉␉␉*model;␊
1196␉const char␉␉␉*value;␊
1197␉bool␉␉␉␉doit;␊
1198 ␊
1199␉static const dcfg_t default_dcfg [] = {␊
1200␉␉{0xff,0xff,0xff,0xff},␊
1201␉};␊
1202#define DCFG_LEN sizeof(default_dcfg)␊
1203 ␊
1204␉dcfg_t default_dcfg_0;␊
1205␉dcfg_t default_dcfg_1;␊
1206␉bool dcfg0_set = false;␊
1207␉bool dcfg1_set = false;␊
1208␊
1209␉devicepath = get_pci_dev_path(nvda_dev);␊
1210␉bar[0] = pci_config_read32(nvda_dev->dev.addr, 0x10 );␊
1211␉regs = (uint8_t *) (bar[0] & ~0x0f);␊
1212␉␊
1213␉delay(50);␊
1214␉␉␊
1215␉// get card type␊
1216␉nvCardType = (REG32(0) >> 20) & 0x1ff;␊
1217␊
1218␉// Amount of VRAM in kilobytes␊
1219␊
1220␉videoRam = mem_detect(regs, nvCardType, nvda_dev);␊
1221␊
1222␉model = get_nvidia_model((nvda_dev->vendor_id << 16) | nvda_dev->device_id);␊
1223␉␊
1224␉verbose("nVidia %s %dMB NV%02x [%04x:%04x] :: %s\n", ␊
1225␉␉␉model, (uint32_t)(videoRam / 1024 / 1024),␊
1226␉␉␉(REG32(0) >> 20) & 0x1ff, nvda_dev->vendor_id, nvda_dev->device_id,␊
1227␉␉␉devicepath);␉␊
1228␉␊
1229␉rom = malloc(NVIDIA_ROM_SIZE);␊
1230␉sprintf(nvFilename, "/Extra/%04x_%04x.rom", (uint16_t)nvda_dev->vendor_id, (uint16_t)nvda_dev->device_id);␊
1231␉if (getBoolForKey(kUseNvidiaROM, &doit, DEFAULT_BOOT_CONFIG) && doit) {␊
1232␉␉verbose("Looking for nvidia video bios file %s\n", nvFilename);␊
1233␉␉nvBiosOveride = load_nvidia_bios_file(nvFilename, rom, NVIDIA_ROM_SIZE);␊
1234␉␉if (nvBiosOveride > 0) {␊
1235␉␉␉verbose("Using nVidia Video BIOS File %s (%d Bytes)\n", nvFilename, nvBiosOveride);␊
1236␉␉␉DBG("%s Signature 0x%02x%02x %d bytes\n", nvFilename, rom[0], rom[1], nvBiosOveride);␊
1237␉␉} else {␊
1238␉␉␉printf("ERROR: unable to open nVidia Video BIOS File %s\n", nvFilename);␊
1239␉␉␉return false;␊
1240␉␉}␊
1241␉} else {␊
1242␉␉// Otherwise read bios from card␊
1243␉␉nvBiosOveride = 0;␊
1244␊
1245␉␉// TODO: we should really check for the signature before copying the rom, i think.␊
1246␊
1247␉␉// PRAMIN first␊
1248␉␉nvRom = (uint8_t*)&regs[NV_PRAMIN_OFFSET];␊
1249␉␉bcopy((uint32_t *)nvRom, rom, NVIDIA_ROM_SIZE);␊
1250␉␉␊
1251␉␉// Valid Signature ?␊
1252␉␉if (rom[0] != 0x55 && rom[1] != 0xaa) {␊
1253␉␉␉// PROM next␊
1254␉␉␉// Enable PROM access␊
1255␉␉␉(REG32(NV_PBUS_PCI_NV_20)) = NV_PBUS_PCI_NV_20_ROM_SHADOW_DISABLED;␊
1256␊
1257␉␉␉nvRom = (uint8_t*)&regs[NV_PROM_OFFSET];␊
1258␉␉␉bcopy((uint8_t *)nvRom, rom, NVIDIA_ROM_SIZE);␊
1259␉␉␉␊
1260␉␉␉// disable PROM access␊
1261␉␉␉(REG32(NV_PBUS_PCI_NV_20)) = NV_PBUS_PCI_NV_20_ROM_SHADOW_ENABLED;␉␊
1262␊
1263␉␉␉// Valid Signature ?␊
1264␉␉␉if (rom[0] != 0x55 && rom[1] != 0xaa) {␊
1265␉␉␉␉// 0xC0000 last␊
1266␉␉␉␉bcopy((char *)0xc0000, rom, NVIDIA_ROM_SIZE);␊
1267␉␉␉␉␊
1268␉␉␉␉// Valid Signature ?␊
1269␉␉␉␉if (rom[0] != 0x55 && rom[1] != 0xaa) {␊
1270␉␉␉␉␉printf("ERROR: Unable to locate nVidia Video BIOS\n");␊
1271 free(rom);␊
1272␉␉␉␉␉return false;␊
1273␉␉␉␉} else {␊
1274␉␉␉␉␉DBG("ROM Address 0x%x Signature 0x%02x%02x\n", nvRom, rom[0], rom[1]);␊
1275␉␉␉␉}␊
1276␉␉␉} else {␊
1277␉␉␉␉DBG("PROM Address 0x%x Signature 0x%02x%02x\n", nvRom, rom[0], rom[1]);␊
1278␉␉␉}␊
1279␉␉} else {␊
1280␉␉␉DBG("PRAM Address 0x%x Signature 0x%02x%02x\n", nvRom, rom[0], rom[1]);␊
1281␉␉}␊
1282␉}␊
1283␊
1284␉if ((nvPatch = patch_nvidia_rom(rom)) == PATCH_ROM_FAILED) {␊
1285␉␉printf("ERROR: nVidia ROM Patching Failed!\n");␊
1286 free(rom);␊
1287␉␉return false;␊
1288␉}␊
1289␉DBG("nvidia rom successfully patched\n");␊
1290␊
1291␉rom_pci_header = (struct pci_rom_pci_header_t*)(rom + *(uint16_t *)&rom[24]);␊
1292␊
1293␉// check for 'PCIR' sig␊
1294␉if (rom_pci_header->signature == 0x50434952) {␊
1295␉␉if (rom_pci_header->device != nvda_dev->device_id) {␊
1296␉␉␉// Get Model from the OpROM␊
1297␉␉␉model = get_nvidia_model((rom_pci_header->vendor << 16) | rom_pci_header->device);␊
1298␉␉} else {␊
1299␉␉␉printf("nVidia incorrect PCI ROM signature: 0x%x\n", rom_pci_header->signature);␊
1300 // ??␊
1301 //free(rom);␊
1302 //return false;␊
1303␉␉}␊
1304␉}␊
1305␉DBG("nvidia model : %s\n",model);␊
1306␊
1307␊
1308␉if (!string) {␊
1309␉␉string = devprop_create_string();␊
1310␉}␊
1311␉device = devprop_add_device(string, devicepath);␊
1312␊
1313␉/* FIXME: for primary graphics card only */␊
1314␉boot_display = 1;␊
1315␉devprop_add_value(device, "@0,AAPL,boot-display", (uint8_t*)&boot_display, 4);␊
1316␊
1317␉if(nvPatch == PATCH_ROM_SUCCESS_HAS_LVDS) {␊
1318␉␉uint8_t built_in = 0x01;␊
1319␉␉devprop_add_value(device, "@0,built-in", &built_in, 1);␊
1320␉}␊
1321␉␊
1322␉// get bios version␊
1323␉const int MAX_BIOS_VERSION_LENGTH = 32;␊
1324␉char* version_str = (char*)malloc(MAX_BIOS_VERSION_LENGTH);␊
1325␉memset(version_str, 0, MAX_BIOS_VERSION_LENGTH);␊
1326␉int i, version_start;␊
1327␉int crlf_count = 0;␊
1328␉// only search the first 384 bytes␊
1329␉for(i = 0; i < 0x180; i++) {␊
1330␉␉if(rom[i] == 0x0D && rom[i+1] == 0x0A) {␊
1331␉␉␉crlf_count++;␊
1332␉␉␉// second 0x0D0A was found, extract bios version␊
1333␉␉␉if(crlf_count == 2) {␊
1334␉␉␉␉if(rom[i-1] == 0x20) i--; // strip last " "␊
1335␉␉␉␉for(version_start = i; version_start > (i-MAX_BIOS_VERSION_LENGTH); version_start--) {␊
1336␉␉␉␉␉// find start␊
1337␉␉␉␉␉if(rom[version_start] == 0x00) {␊
1338␉␉␉␉␉␉version_start++;␊
1339␉␉␉␉␉␉␊
1340␉␉␉␉␉␉// strip "Version "␊
1341␉␉␉␉␉␉if(strncmp((const char*)rom+version_start, "Version ", 8) == 0) {␊
1342␉␉␉␉␉␉␉version_start += 8;␊
1343␉␉␉␉␉␉}␊
1344␉␉␉␉␉␉␊
1345␉␉␉␉␉␉strncpy(version_str, (const char*)rom+version_start, i-version_start);␊
1346␉␉␉␉␉␉break;␊
1347␉␉␉␉␉}␊
1348␉␉␉␉}␊
1349␉␉␉␉break;␊
1350␉␉␉}␊
1351␉␉}␊
1352␉}␊
1353␉␊
1354␉sprintf(biosVersion, "%s", (nvBiosOveride > 0) ? nvFilename : version_str);␊
1355␊
1356␉sprintf(kNVCAP, "NVCAP_%04x", nvda_dev->device_id);␊
1357␉if (getValueForKey(kNVCAP, &value, &len, DEFAULT_BOOT_CONFIG) && len == NVCAP_LEN * 2) {␊
1358␉␉uint8_t␉new_NVCAP[NVCAP_LEN];␊
1359 ␊
1360␉␉if (hex2bin(value, new_NVCAP, NVCAP_LEN) == 0) {␊
1361␉␉␉verbose("Using user supplied NVCAP for %s :: %s\n", model, devicepath);␊
1362␉␉␉memcpy(default_NVCAP, new_NVCAP, NVCAP_LEN);␊
1363␉␉}␊
1364␉}␊
1365 ␊
1366 if (getValueForKey(kDcfg0, &value, &len, DEFAULT_BOOT_CONFIG) && len == DCFG_LEN * 2)␊
1367␉{␉␉␊
1368␉␉if (hex2bin(value, (uint8_t*)&default_dcfg_0, DCFG_LEN) == 0)␊
1369␉␉{␉␉␉␊
1370␉␉␉dcfg0_set = true;␊
1371␉␉␉verbose("@0,display-cfg: %02x%02x%02x%02x\n",␊
1372␉␉␉␉ default_dcfg_0.val0, default_dcfg_0.val1, default_dcfg_0.val2, default_dcfg_0.val3);␊
1373␉␉}␊
1374␉}␊
1375␉␊
1376␉if (getValueForKey(kDcfg1, &value, &len, DEFAULT_BOOT_CONFIG) && len == DCFG_LEN * 2)␊
1377␉{␉␉␊
1378␉␉if (hex2bin(value, (uint8_t*)&default_dcfg_1, DCFG_LEN) == 0)␊
1379␉␉{␉␉␉␊
1380␉␉␉dcfg1_set = true;␊
1381␉␉␉verbose("@1,display-cfg: %02x%02x%02x%02x\n",␊
1382␉␉␉␉ default_dcfg_1.val0, default_dcfg_1.val1, default_dcfg_1.val2, default_dcfg_1.val3);␊
1383␉␉}␊
1384␉}␊
1385␉␊
1386␉if (dcfg0_set == false)␊
1387␉{␊
1388␉␉memcpy(&default_dcfg_0, default_dcfg,DCFG_LEN );␊
1389␉}␊
1390␉if (dcfg1_set == false)␊
1391␉{␊
1392␉␉memcpy(&default_dcfg_1, default_dcfg,DCFG_LEN );␊
1393␉}␊
1394␊
1395 #if DEBUG_NVCAP␊
1396 printf("NVCAP: %02x%02x%02x%02x-%02x%02x%02x%02x-%02x%02x%02x%02x-%02x%02x%02x%02x-%02x%02x%02x%02x\n",␊
1397␉␉default_NVCAP[0], default_NVCAP[1], default_NVCAP[2], default_NVCAP[3],␊
1398␉␉default_NVCAP[4], default_NVCAP[5], default_NVCAP[6], default_NVCAP[7],␊
1399␉␉default_NVCAP[8], default_NVCAP[9], default_NVCAP[10], default_NVCAP[11],␊
1400␉␉default_NVCAP[12], default_NVCAP[13], default_NVCAP[14], default_NVCAP[15],␊
1401␉␉default_NVCAP[16], default_NVCAP[17], default_NVCAP[18], default_NVCAP[19]);␊
1402#endif␊
1403␉␊
1404␉devprop_add_nvidia_template(device);␊
1405␉devprop_add_value(device, "NVCAP", default_NVCAP, NVCAP_LEN);␊
1406␉devprop_add_value(device, "VRAM,totalsize", (uint8_t*)&videoRam, 4);␊
1407␉devprop_add_value(device, "model", (uint8_t*)model, strlen(model) + 1);␊
1408␉devprop_add_value(device, "rom-revision", (uint8_t*)biosVersion, strlen(biosVersion) + 1);␊
1409 devprop_add_value(device, "@0,display-cfg", (uint8_t*)&default_dcfg_0, DCFG_LEN);␊
1410␉devprop_add_value(device, "@1,display-cfg", (uint8_t*)&default_dcfg_1, DCFG_LEN);␊
1411␉if (getBoolForKey(kVBIOS, &doit, DEFAULT_BOOT_CONFIG) && doit) {␊
1412␉␉devprop_add_value(device, "vbios", rom, (nvBiosOveride > 0) ? nvBiosOveride : (uint32_t)(rom[2] * 512));␊
1413␉}␊
1414␊
1415␉stringdata = malloc(sizeof(uint8_t) * string->length);␊
1416␉memcpy(stringdata, (uint8_t*)devprop_generate_string(string), string->length);␊
1417␉stringlength = string->length;␊
1418␊
1419␉return true;␊
1420}␊
1421

Archive Download this file

Revision: 1913