Chameleon

Chameleon Svn Source Tree

Root/branches/Bungo/i386/libsaio/spd.c

1/*␊
2 * spd.c - serial presence detect memory information␊
3 *␊
4 * Originally restored from pcefi10.5 by netkas␊
5 * Dynamic mem detection original impl. by Rekursor␊
6 * System profiler fix and other fixes by Mozodojo.␊
7 */␊
8␊
9#include "libsaio.h"␊
10#include "pci.h"␊
11#include "platform.h"␊
12#include "spd.h"␊
13#include "cpu.h"␊
14#include "saio_internal.h"␊
15#include "bootstruct.h"␊
16#include "memvendors.h"␊
17␊
18#ifndef DEBUG_SPD␊
19#define DEBUG_SPD 0␊
20#endif␊
21␊
22#if DEBUG_SPD␊
23#define DBG(x...)␉printf(x)␊
24#else␊
25#define DBG(x...)␉msglog(x)␊
26#endif␊
27␊
28static const char *spd_memory_types[] =␊
29{␊
30␉"RAM", /* 00h Undefined */␊
31␉"FPM", /* 01h FPM */␊
32␉"EDO", /* 02h EDO */␊
33␉"",␉␉/* 03h PIPELINE NIBBLE */␊
34␉"SDRAM", /* 04h SDRAM */␊
35␉"",␉␉/* 05h MULTIPLEXED ROM */␊
36␉"DDR SGRAM",␉/* 06h SGRAM DDR */␊
37␉"DDR SDRAM",␉/* 07h SDRAM DDR */␊
38␉"DDR2 SDRAM", /* 08h SDRAM DDR 2 */␊
39␉"",␉␉/* 09h Undefined */␊
40␉"",␉␉/* 0Ah Undefined */␊
41␉"DDR3 SDRAM"␉/* 0Bh SDRAM DDR 3 */␊
42};␊
43␊
44#define UNKNOWN_MEM_TYPE 2␊
45static uint8_t spd_mem_to_smbios[] =␊
46{␊
47␉UNKNOWN_MEM_TYPE,␉␉/* 00h Undefined */␊
48␉UNKNOWN_MEM_TYPE,␉␉/* 01h FPM */␊
49␉UNKNOWN_MEM_TYPE,␉␉/* 02h EDO */␊
50␉UNKNOWN_MEM_TYPE,␉␉/* 03h PIPELINE NIBBLE */␊
51␉SMB_MEM_TYPE_SDRAM,␉␉/* 04h SDRAM */␊
52␉SMB_MEM_TYPE_ROM,␉␉/* 05h MULTIPLEXED ROM */␊
53␉SMB_MEM_TYPE_SGRAM,␉␉/* 06h SGRAM DDR */␊
54␉SMB_MEM_TYPE_DDR,␉␉/* 07h SDRAM DDR */␊
55␉SMB_MEM_TYPE_DDR2,␉␉/* 08h SDRAM DDR 2 */␊
56␉UNKNOWN_MEM_TYPE,␉␉/* 09h Undefined */␊
57␉UNKNOWN_MEM_TYPE,␉␉/* 0Ah Undefined */␊
58␉SMB_MEM_TYPE_DDR3␉␉/* 0Bh SDRAM DDR 3 */␊
59};␊
60#define SPD_TO_SMBIOS_SIZE (sizeof(spd_mem_to_smbios)/sizeof(uint8_t))␊
61␊
62#define rdtsc(low,high) \␊
63__asm__ __volatile__("rdtsc" : "=a" (low), "=d" (high))␊
64␊
65#define SMBHSTSTS 0␊
66#define SMBHSTCNT 2␊
67#define SMBHSTCMD 3␊
68#define SMBHSTADD 4␊
69#define SMBHSTDAT 5␊
70#define SBMBLKDAT 7␊
71␊
72int spd_indexes[] = {␊
73␉SPD_MEMORY_TYPE,␊
74␉SPD_DDR3_MEMORY_BANK,␊
75␉SPD_DDR3_MEMORY_CODE,␊
76␉SPD_NUM_ROWS,␊
77␉SPD_NUM_COLUMNS,␊
78␉SPD_NUM_DIMM_BANKS,␊
79␉SPD_NUM_BANKS_PER_SDRAM,␊
80␉4,7,8,9,12,64, /* TODO: give names to these values */␊
81␉95,96,97,98, 122,123,124,125 /* UIS */␊
82};␊
83#define SPD_INDEXES_SIZE (sizeof(spd_indexes) / sizeof(int))␊
84␊
85/** Read one byte from the intel i2c, used for reading SPD on intel chipsets only. */␊
86␊
87unsigned char smb_read_byte_intel(uint32_t base, uint8_t adr, uint8_t cmd)␊
88{␊
89␉int l1, h1, l2, h2;␊
90␉unsigned long long t;␊
91␊
92␉outb(base + SMBHSTSTS, 0x1f);␉// reset SMBus Controller␊
93␉outb(base + SMBHSTDAT, 0xff);␊
94␊
95␉rdtsc(l1, h1);␊
96␉while ( inb(base + SMBHSTSTS) & 0x01) // wait until read␊
97␉{␊
98␉␉rdtsc(l2, h2);␊
99␉␉t = ((h2 - h1) * 0xffffffff + (l2 - l1)) / (Platform.CPU.TSCFrequency / 100);␊
100␉␉if (t > 5)␊
101␉␉{␊
102␉␉␉return 0xFF;␉// break␊
103␉␉}␊
104␉}␊
105␊
106␉outb(base + SMBHSTCMD, cmd);␊
107␉outb(base + SMBHSTADD, (adr << 1) | 0x01 );␊
108␉outb(base + SMBHSTCNT, 0x48 );␊
109␊
110␉rdtsc(l1, h1);␊
111␊
112␉while (!( inb(base + SMBHSTSTS) & 0x02))␉// wait til command finished␊
113␉{␊
114␉␉rdtsc(l2, h2);␊
115␉␉t = ((h2 - h1) * 0xffffffff + (l2 - l1)) / (Platform.CPU.TSCFrequency / 100);␊
116␉␉if (t > 5)␊
117␉␉{␊
118␉␉␉break;␉// break after 5ms␊
119␉␉}␊
120␉}␊
121␉return inb(base + SMBHSTDAT);␊
122}␊
123␊
124/* SPD i2c read optimization: prefetch only what we need, read non prefetcheable bytes on the fly */␊
125#define READ_SPD(spd, base, slot, x) spd[x] = smb_read_byte_intel(base, 0x50 + slot, x)␊
126␊
127/** Read from spd *used* values only*/␊
128static void init_spd(char * spd, uint32_t base, int slot)␊
129{␊
130␉int i;␊
131␉for (i = 0; i < SPD_INDEXES_SIZE; i++)␊
132␉{␊
133␉␉READ_SPD(spd, base, slot, spd_indexes[i]);␊
134␉}␊
135}␊
136␊
137// Get Vendor Name from spd, 2 cases handled DDR3 and DDR2,␊
138// have different formats, always return a valid ptr.␊
139const char * getVendorName(RamSlotInfo_t* slot, uint32_t base, int slot_num)␊
140{␊
141␉uint8_t bank = 0;␊
142␉uint8_t code = 0;␊
143␉int i = 0;␊
144␉uint8_t * spd = (uint8_t *) slot->spd;␊
145␊
146␉if (spd[SPD_MEMORY_TYPE]==SPD_MEMORY_TYPE_SDRAM_DDR3) // DDR3␊
147␉{␊
148␉␉bank = (spd[SPD_DDR3_MEMORY_BANK] & 0x07f); // constructors like Patriot use b7=1␊
149␉␉code = spd[SPD_DDR3_MEMORY_CODE];␊
150␉␉for (i=0; i < VEN_MAP_SIZE; i++)␊
151␉␉{␊
152␉␉␉if (bank==vendorMap[i].bank && code==vendorMap[i].code)␊
153␉␉␉{␊
154␉␉␉␉return vendorMap[i].name;␊
155␉␉␉}␊
156␉␉}␊
157␉}␊
158␉else if (spd[SPD_MEMORY_TYPE]==SPD_MEMORY_TYPE_SDRAM_DDR2 || spd[SPD_MEMORY_TYPE]==SPD_MEMORY_TYPE_SDRAM_DDR)␊
159␉{␊
160␉␉if(spd[64]==0x7f)␊
161␉␉{␊
162␉␉␉for (i=64; i<72 && spd[i]==0x7f;i++)␊
163␉␉␉{␊
164␉␉␉␉bank++;␊
165␉␉␉␉READ_SPD(spd, base, slot_num, (uint8_t)(i+1)); // prefetch next spd byte to read for next loop␊
166␉␉␉}␊
167␉␉␉READ_SPD(spd, base, slot_num,(uint8_t)i);␊
168␉␉␉code = spd[i];␊
169␉␉}␊
170␉␉else␊
171␉␉{␊
172␉␉␉code = spd[64];␊
173␉␉␉bank = 0;␊
174␉␉}␊
175␉␉for (i=0; i < VEN_MAP_SIZE; i++)␊
176␉␉{␊
177␉␉␉if (bank==vendorMap[i].bank && code==vendorMap[i].code)␊
178␉␉␉{␊
179␉␉␉␉return vendorMap[i].name;␊
180␉␉␉}␊
181␉␉}␊
182␉}␊
183␉/* OK there is no vendor id here lets try to match the partnum if it exists */␊
184␉if (strstr(slot->PartNo,"GU332") == slot->PartNo) { // Unifosa fingerprint␊
185␉␉return "Unifosa";␊
186␉}␊
187␉return "NoName";␊
188}␊
189␊
190/* Get Default Memory Module Speed (no overclocking handled) */␊
191int getDDRspeedMhz(const char * spd)␊
192{␊
193␊
194␉if ((spd[SPD_MEMORY_TYPE] == SPD_MEMORY_TYPE_SDRAM_DDR2) || (spd[SPD_MEMORY_TYPE] == SPD_MEMORY_TYPE_SDRAM_DDR))␊
195␉{␊
196␉␉switch(spd[9])␊
197␉␉{␊
198␉␉␉case 0x50:␊
199␉␉␉␉return 400;␊
200␉␉␉case 0x3d:␊
201␉␉␉␉return 533;␊
202␉␉␉case 0x30:␊
203␉␉␉␉return 667;␊
204␉␉␉case 0x25:␊
205␉␉␉default:␊
206␉␉␉␉return 800;␊
207␉␉␉case 0x1E:␊
208␉␉␉␉return 1066;␊
209␉␉}␊
210␉}␊
211␉else if (spd[SPD_MEMORY_TYPE] == SPD_MEMORY_TYPE_SDRAM_DDR3)␊
212␉{␊
213␉␉switch(spd[12])␊
214␉␉{␊
215␉␉␉case 0x0f:␊
216␉␉␉␉return 1066;␊
217␉␉␉case 0x0c:␊
218␉␉␉␉return 1333;␊
219␉␉␉case 0x0a:␊
220␉␉␉␉return 1600;␊
221␉␉␉case 0x14:␊
222␉␉␉default:␊
223␉␉␉␉return 800;␊
224␉␉}␊
225␉}␊
226␉return 800; // default freq for unknown types␊
227}␊
228␊
229#define SMST(a) ((uint8_t)((spd[a] & 0xf0) >> 4))␊
230#define SLST(a) ((uint8_t)(spd[a] & 0x0f))␊
231␊
232/* Get DDR3 or DDR2 serial number, 0 most of the times, always return a valid ptr */␊
233const char *getDDRSerial(const char* spd)␊
234{␊
235␉static char asciiSerial[17];␊
236␊
237␉if (spd[SPD_MEMORY_TYPE] == SPD_MEMORY_TYPE_SDRAM_DDR3) // DDR3␊
238␉{␊
239␉␉snprintf(asciiSerial, sizeof(asciiSerial), "%2X%2X%2X%2X%2X%2X%2X%2X", SMST(122) /*& 0x7*/, SLST(122), SMST(123), SLST(123), SMST(124), SLST(124), SMST(125), SLST(125));␊
240␉}␊
241␉else if (spd[SPD_MEMORY_TYPE] == SPD_MEMORY_TYPE_SDRAM_DDR2 || spd[SPD_MEMORY_TYPE] == SPD_MEMORY_TYPE_SDRAM_DDR) // DDR2 or DDR␊
242␉{␊
243␉␉snprintf(asciiSerial, sizeof(asciiSerial), "%2X%2X%2X%2X%2X%2X%2X%2X", SMST(95) /*& 0x7*/, SLST(95), SMST(96), SLST(96), SMST(97), SLST(97), SMST(98), SLST(98));␊
244␉}␊
245␉else␊
246␉{␊
247␉␉sprintf(asciiSerial, "0000000000000000");␊
248␉}␊
249␊
250␉return strdup(asciiSerial);␊
251}␊
252␊
253/* Get DDR3 or DDR2 Part Number, always return a valid ptr */␊
254const char *getDDRPartNum(char *spd, uint32_t base, int slot)␊
255{␊
256␉int i, start = 0, index = 0;␊
257␉char c;␊
258␉static char asciiPartNo[32];␊
259␊
260␉if (spd[SPD_MEMORY_TYPE] == SPD_MEMORY_TYPE_SDRAM_DDR3)␊
261␉{␊
262␉␉start = 128;␊
263␉}␊
264␉else if (spd[SPD_MEMORY_TYPE] == SPD_MEMORY_TYPE_SDRAM_DDR2 || spd[SPD_MEMORY_TYPE] == SPD_MEMORY_TYPE_SDRAM_DDR)␊
265␉{␊
266␉␉start = 73;␊
267␉}␊
268␉␊
269␉// Check that the spd part name is zero terminated and that it is ascii:␊
270␉bzero(asciiPartNo, sizeof(asciiPartNo));␊
271␉for (i = start; i < start + sizeof(asciiPartNo); i++)␊
272␉{␊
273␉␉READ_SPD(spd, base, slot, (uint8_t)i); // only read once the corresponding model part (ddr3 or ddr2)␊
274␉␉c = spd[i];␊
275␉␉if (isalpha(c) || isdigit(c) || ispunct(c))␊
276␉␉{␊
277␉␉␉// It seems that System Profiler likes only letters and digits...␊
278␉␉␉asciiPartNo[index++] = c;␊
279␉␉}␊
280␉␉else if (!isascii(c))␊
281␉␉{␊
282␉␉␉break;␊
283␉␉}␊
284␉}␊
285␊
286␉return strdup(asciiPartNo);␊
287}␊
288␊
289int mapping []= {0,2,1,3,4,6,5,7,8,10,9,11};␊
290␊
291/* Read from smbus the SPD content and interpret it for detecting memory attributes */␊
292static void read_smb_intel(pci_dt_t *smbus_dev)␊
293{␊
294␉int␉␉i, speed;␊
295␉uint8_t␉␉spd_size, spd_type;␊
296␉uint32_t␉base, mmio, hostc;␊
297␉uint16_t␉cmd;␊
298//␉bool␉␉dump = false;␊
299␉RamSlotInfo_t␉*slot;␊
300␊
301␉cmd = pci_config_read16(smbus_dev->dev.addr, 0x04);␊
302␉verbose("SMBus CmdReg: 0x%x\n", cmd);␊
303␉pci_config_write16(smbus_dev->dev.addr, 0x04, cmd | 1);␊
304␊
305␉mmio = pci_config_read32(smbus_dev->dev.addr, 0x10);// & ~0x0f;␊
306␉base = pci_config_read16(smbus_dev->dev.addr, 0x20) & 0xFFFE;␊
307␉hostc = pci_config_read8(smbus_dev->dev.addr, 0x40);␊
308␉verbose("Scanning SMBus [%04x:%04x], mmio: 0x%x, ioport: 0x%x, hostc: 0x%x\n", ␊
309␉smbus_dev->vendor_id, smbus_dev->device_id, mmio, base, hostc);␊
310␊
311␉//Azi: no use for this!␊
312␉// getBoolForKey("DumpSPD", &dump, &bootInfo->chameleonConfig);␊
313␉// needed at least for laptops␊
314␉bool fullBanks = Platform.DMI.MemoryModules == Platform.DMI.CntMemorySlots;␊
315␊
316␉char spdbuf[MAX_SPD_SIZE];␊
317␉// Search MAX_RAM_SLOTS slots␊
318␉for (i = 0; i < MAX_RAM_SLOTS; i++)␊
319␉{␊
320␉␉slot = &Platform.RAM.DIMM[i];␊
321␉␉spd_size = smb_read_byte_intel(base, 0x50 + i, 0);␊
322␉␉verbose("SPD[0] (size): %d @0x%x\n", spd_size, 0x50 + i);␊
323␉␉// Check spd is present␊
324␉␉if (spd_size && (spd_size != 0xff))␊
325␉␉{␊
326␉␉␉slot->spd = spdbuf;␊
327␉␉␉slot->InUse = true;␊
328␊
329␉␉␉bzero(slot->spd, spd_size);␊
330␊
331␉␉␉// Copy spd data into buffer␊
332␊
333␉␉␉//for (x = 0; x < spd_size; x++) slot->spd[x] = smb_read_byte_intel(base, 0x50 + i, x);␊
334␉␉␉init_spd(slot->spd, base, i);␊
335␊
336␉␉␉switch (slot->spd[SPD_MEMORY_TYPE])␊
337␉␉␉{␊
338␉␉␉␉case SPD_MEMORY_TYPE_SDRAM_DDR:␊
339␊
340␉␉␉␉slot->ModuleSize = (((1 << ((slot->spd[SPD_NUM_ROWS] & 0x0f)␊
341␉␉␉␉␉+ (slot->spd[SPD_NUM_COLUMNS] & 0x0f) - 17)) *␊
342␉␉␉␉␉((slot->spd[SPD_NUM_DIMM_BANKS] & 0x7) + 1) * ␊
343␉␉␉␉␉slot->spd[SPD_NUM_BANKS_PER_SDRAM])/3)*2;␊
344␉␉␉␉break;␊
345␊
346␉␉␉␉case SPD_MEMORY_TYPE_SDRAM_DDR2:␊
347␊
348␉␉␉␉␉slot->ModuleSize = ((1 << ((slot->spd[SPD_NUM_ROWS] & 0x0f) + (slot->spd[SPD_NUM_COLUMNS] & 0x0f) - 17)) *␊
349␉␉␉␉␉␉␉((slot->spd[SPD_NUM_DIMM_BANKS] & 0x7) + 1) * slot->spd[SPD_NUM_BANKS_PER_SDRAM]);␊
350␉␉␉␉break;␊
351␊
352␉␉␉␉case SPD_MEMORY_TYPE_SDRAM_DDR3:␊
353␊
354␉␉␉␉␉slot->ModuleSize = ((slot->spd[4] & 0x0f) + 28 ) + ((slot->spd[8] & 0x7) + 3 );␊
355␉␉␉␉␉slot->ModuleSize -= (slot->spd[7] & 0x7) + 25;␊
356␉␉␉␉␉slot->ModuleSize = ((1 << slot->ModuleSize) * (((slot->spd[7] >> 3) & 0x1f) + 1));␊
357␊
358␉␉␉␉break;␊
359␊
360␉␉␉␉default:␊
361␉␉␉␉␉slot->ModuleSize = 0;␊
362␉␉␉␉break;␊
363␊
364␉␉␉}␊
365␊
366␉␉␉spd_type = (slot->spd[SPD_MEMORY_TYPE] < ((char) 12) ? slot->spd[SPD_MEMORY_TYPE] : 0);␊
367␉␉␉slot->Type = spd_mem_to_smbios[spd_type];␊
368␉␉␉if (slot->Type == UNKNOWN_MEM_TYPE)␊
369␉␉␉{␊
370␉␉␉␉continue;␊
371␉␉␉}␊
372␉␉␉slot->PartNo = getDDRPartNum(slot->spd, base, i);␊
373␉␉␉slot->Vendor = getVendorName(slot, base, i);␊
374␉␉␉slot->SerialNo = getDDRSerial(slot->spd);␊
375␊
376␉␉␉// determine spd speed␊
377␉␉␉speed = (uint16_t)getDDRspeedMhz(slot->spd);␊
378␉␉␉if (slot->Frequency < speed)␊
379␉␉␉{␊
380␉␉␉␉slot->Frequency = speed;␊
381␉␉␉}␊
382␊
383␉␉␉// pci memory controller if available, is more reliable␊
384␉␉␉if (Platform.RAM.Frequency > 0)␊
385␉␉␉{␊
386␉␉␉␉uint32_t freq = (uint32_t)Platform.RAM.Frequency / 500000;␊
387␉␉␉␉// now round off special cases␊
388␉␉␉␉uint32_t fmod100 = freq %100;␊
389␉␉␉␉switch(fmod100)␊
390␉␉␉␉{␊
391␉␉␉␉␉case 1:␉freq--;␉break;␊
392␉␉␉␉␉case 32:␉freq++;␉break;␊
393␉␉␉␉␉case 65:␉freq++; break;␊
394␉␉␉␉␉case 98:␉freq+=2;break;␊
395␉␉␉␉␉case 99:␉freq++; break;␊
396␉␉␉␉}␊
397␉␉␉␉slot->Frequency = freq;␊
398␉␉␉}␊
399␊
400␉␉␉verbose("Slot: %d Type %d %dMB (%s) %dMHz Vendor=%s\n PartNo=%s SerialNo=%s\n",␊
401␉␉␉␉i,␊
402␉␉␉␉(int)slot->Type,␊
403␉␉␉␉slot->ModuleSize, ␊
404␉␉␉␉spd_memory_types[spd_type],␊
405␉␉␉␉slot->Frequency,␊
406␉␉␉␉slot->Vendor,␊
407␉␉␉␉slot->PartNo,␊
408␉␉␉␉slot->SerialNo);␊
409␉␉␉␉slot->InUse = true;␊
410␉␉}␊
411␊
412␉␉// laptops sometimes show slot 0 and 2 with slot 1 empty when only 2 slots are presents so:␊
413␉␉Platform.DMI.DIMM[i]= ␊
414 ␉(uint32_t)((i > 0 && Platform.RAM.DIMM[1].InUse == false && fullBanks && Platform.DMI.CntMemorySlots == 2) ? mapping[i] : i); // for laptops case, mapping setup would need to be more generic than this␊
415␊
416␉␉slot->spd = NULL;␊
417␊
418␉} // for␊
419}␊
420␊
421static struct smbus_controllers_t smbus_controllers[] = {␊
422␊
423␉{0x8086, 0x1C22, "P67", read_smb_intel }, // Z68, Q67␊
424␉{0x8086, 0x1D22, "X79", read_smb_intel },␊
425␉{0x8086, 0x1D70, "X79", read_smb_intel },␊
426␉{0x8086, 0x1D71, "X79", read_smb_intel },␊
427␉{0x8086, 0x1D72, "C608", read_smb_intel },␊
428␉{0x8086, 0x1E22, "Z77", read_smb_intel }, // H77, Q77␊
429␉{0x8086, 0x2330, "DH89xxCC", read_smb_intel },␊
430␉{0x8086, 0x2413, "82801AA", read_smb_intel },␊
431␉{0x8086, 0x2423, "BAM", read_smb_intel },␊
432␉{0x8086, 0x2443, "BAM", read_smb_intel },␊
433␉{0x8086, 0x2483, "CAM", read_smb_intel },␊
434␉{0x8086, 0x24C3, "ICH4", read_smb_intel },␊
435␉{0x8086, 0x24D3, "ICH5", read_smb_intel },␊
436␉{0x8086, 0x25A4, "6300ESB", read_smb_intel },␊
437␉{0x8086, 0x266A, "ICH6", read_smb_intel },␊
438␉{0x8086, 0x269B, "ESB", read_smb_intel },␊
439␉{0x8086, 0x27DA, "ICH7", read_smb_intel },␊
440␉{0x8086, 0x283E, "ICH8", read_smb_intel },␊
441␉{0x8086, 0x2930, "ICH9", read_smb_intel },␊
442␉{0x8086, 0x3A30, "ICH10", read_smb_intel },␊
443␉{0x8086, 0x3A60, "ICH10", read_smb_intel },␊
444␉{0x8086, 0x3B30, "P55", read_smb_intel },␊
445␉{0x8086, 0x5032, "EP80579", read_smb_intel },␊
446␉{0x8086, 0x8119, "US15W", read_smb_intel },␊
447␉{0x8086, 0x8C22, "HSW", read_smb_intel }, // Z87, H87, Q87, H81␊
448␉{0x8086, 0x8CA2, "Z97/H97", read_smb_intel }, // new␊
449␉{0x8086, 0x8D22, "X99", read_smb_intel }, // new␊
450␉{0x8086, 0x9C22, "HSW-ULT", read_smb_intel }␊
451␊
452};␊
453␊
454// initial call : pci_dt = root_pci_dev;␊
455// find_and_read_smbus_controller(root_pci_dev);␊
456bool find_and_read_smbus_controller(pci_dt_t* pci_dt)␊
457{␊
458␉pci_dt_t␉*current = pci_dt;␊
459␉int i;␊
460␊
461␉while (current)␊
462␉{␊
463#if 0␊
464␉␉printf("%02x:%02x.%x [%04x] [%04x:%04x] :: %s\n", ␊
465␉␉current->dev.bits.bus, current->dev.bits.dev, current->dev.bits.func, ␊
466␉␉current->class_id, current->vendor_id, current->device_id, ␊
467␉␉get_pci_dev_path(current));␊
468#endif␊
469␉␉for ( i = 0; i < sizeof(smbus_controllers) / sizeof(smbus_controllers[0]); i++ )␊
470␉␉{␊
471␉␉␉if (current->vendor_id == smbus_controllers[i].vendor && current->device_id == smbus_controllers[i].device)␊
472␉␉␉{␊
473␉␉␉␉smbus_controllers[i].read_smb(current); // read smb␊
474␉␉␉␉return true;␊
475␉␉␉}␊
476␉␉}␊
477␉␉find_and_read_smbus_controller(current->children);␊
478␉␉current = current->next;␊
479␉}␊
480␉return false; // not found␊
481}␊
482␊
483void scan_spd(PlatformInfo_t *p)␊
484{␊
485␉find_and_read_smbus_controller(root_pci_dev);␊
486}␊
487␊
488

Archive Download this file

Revision: 2839