Chameleon

Chameleon Svn Source Tree

Root/branches/slice/i386/modules/GraphicsEnabler/nvidia.c

1/*␊
2 * NVidia injector␊
3 *␊
4 * Copyright (C) 2009 Jasmin Fazlic, iNDi␊
5 *␊
6 * NVidia injector is free software: you can redistribute it and/or modify␊
7 * it under the terms of the GNU General Public License as published by␊
8 * the Free Software Foundation, either version 3 of the License, or␊
9 * (at your option) any later version.␊
10 *␊
11 * NVidia driver and injector is distributed in the hope that it will be useful,␊
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of␊
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the␊
14 * GNU General Public License for more details.␊
15 *␊
16 * You should have received a copy of the GNU General Public License␊
17 * along with NVidia injector. If not, see <http://www.gnu.org/licenses/>.␊
18 */ ␊
19/*␊
20 * Alternatively you can choose to comply with APSL␊
21 */␊
22 ␊
23 ␊
24/*␊
25 * DCB-Table parsing is based on software (nouveau driver) originally distributed under following license:␊
26 *␊
27 *␊
28 * Copyright 2005-2006 Erik Waling␊
29 * Copyright 2006 Stephane Marchesin␊
30 * Copyright 2007-2009 Stuart Bennett␊
31 *␊
32 * Permission is hereby granted, free of charge, to any person obtaining a␊
33 * copy of this software and associated documentation files (the "Software"),␊
34 * to deal in the Software without restriction, including without limitation␊
35 * the rights to use, copy, modify, merge, publish, distribute, sublicense,␊
36 * and/or sell copies of the Software, and to permit persons to whom the␊
37 * Software is furnished to do so, subject to the following conditions:␊
38 *␊
39 * The above copyright notice and this permission notice shall be included in␊
40 * all copies or substantial portions of the Software.␊
41 *␊
42 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR␊
43 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,␊
44 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL␊
45 * THE AUTHORS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,␊
46 * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF␊
47 * OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE␊
48 * SOFTWARE.␊
49 */␊
50␊
51#include "libsaio.h"␊
52#include "boot.h"␊
53#include "bootstruct.h"␊
54#include "pci.h"␊
55#include "platform.h"␊
56#include "device_inject.h"␊
57#include "nvidia.h"␊
58␊
59#ifndef DEBUG_NVIDIA␊
60#define DEBUG_NVIDIA 0␊
61#endif␊
62␊
63#if DEBUG_NVIDIA␊
64#define DBG(x...)␉verbose(x)␊
65#else␊
66#define DBG(x...)␊
67#endif␊
68␊
69#define NVIDIA_ROM_SIZE 0x10000␊
70#define PATCH_ROM_SUCCESS 1␊
71#define PATCH_ROM_SUCCESS_HAS_LVDS 2␊
72#define PATCH_ROM_FAILED 0␊
73#define MAX_NUM_DCB_ENTRIES 16␊
74␊
75#define TYPE_GROUPED 0xff␊
76␊
77extern uint32_t devices_number;␊
78␊
79const char *nvidia_compatible_0[]␉=␉{ "@0,compatible",␉"NVDA,NVMac" };␊
80const char *nvidia_compatible_1[]␉=␉{ "@1,compatible",␉"NVDA,NVMac" };␊
81const char *nvidia_device_type_0[]␉=␉{ "@0,device_type",␉"display" };␊
82const char *nvidia_device_type_1[]␉=␉{ "@1,device_type",␉"display" };␊
83const char *nvidia_device_type[]␉=␉{ "device_type",␉"NVDA,Parent" };␊
84const char *nvidia_name_0[]␉␉=␉{ "@0,name",␉␉"NVDA,Display-A" };␊
85const char *nvidia_name_1[]␉␉=␉{ "@1,name",␉␉"NVDA,Display-B" };␊
86const char *nvidia_slot_name[]␉␉=␉{ "AAPL,slot-name",␉"Slot-1" };␊
87␊
88uint8_t display_cfg_0[]= {0x03, 0x01, 0x03, 0x00};␊
89uint8_t display_cfg_1[]= {0xff, 0xff, 0x00, 0x01};␊
90␊
91␊
92uint8_t default_NVCAP[]= {␊
93␉0x04, 0x00, 0x00, 0x00, 0x00, 0x00, 0x0d, 0x00,␊
94␉0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x0a,␊
95␉0x00, 0x00, 0x00, 0x00␊
96};␊
97␊
98static uint8_t default_NVPM[]= {␊
99␉0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,␊
100␉0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,␊
101␉0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,␊
102␉0x00, 0x00, 0x00, 0x00␊
103};␊
104␊
105␊
106#define NVCAP_LEN ( sizeof(default_NVCAP) / sizeof(uint8_t) )␊
107#define NVPM_LEN ( sizeof(default_NVPM) / sizeof(uint8_t) )␊
108␊
109struct nv_chipsets_t NVKnownChipsets[] = {␊
110␉{ 0x00000000, "Unknown" },␊
111␉{ 0x10DE0301, "GeForce FX 5800 Ultra" },␊
112␉{ 0x10DE0302, "GeForce FX 5800" },␊
113␉{ 0x10DE0308, "Quadro FX 2000" },␊
114␉{ 0x10DE0309, "Quadro FX 1000" },␊
115␉{ 0x10DE0311, "GeForce FX 5600 Ultra" },␊
116␉{ 0x10DE0312, "GeForce FX 5600" },␊
117␉{ 0x10DE0314, "GeForce FX 5600XT" },␊
118␉{ 0x10DE031A, "GeForce FX Go5600" },␊
119␉{ 0x10DE031B, "GeForce FX Go5650" },␊
120␉{ 0x10DE031C, "Quadro FX Go700" },␊
121␉{ 0x10DE0324, "GeForce FX Go5200" },␊
122␉{ 0x10DE0325, "GeForce FX Go5250" },␊
123␉{ 0x10DE0326, "GeForce FX 5500" },␊
124␉{ 0x10DE0328, "GeForce FX Go5200 32M/64M" },␊
125␉{ 0x10DE032A, "Quadro NVS 55/280 PCI" },␊
126␉{ 0x10DE032B, "Quadro FX 500/600 PCI" },␊
127␉{ 0x10DE032C, "GeForce FX Go53xx Series" },␊
128␉{ 0x10DE032D, "GeForce FX Go5100" },␊
129␉{ 0x10DE0330, "GeForce FX 5900 Ultra" },␊
130␉{ 0x10DE0331, "GeForce FX 5900" },␊
131␉{ 0x10DE0332, "GeForce FX 5900XT" },␊
132␉{ 0x10DE0333, "GeForce FX 5950 Ultra" },␊
133␉{ 0x10DE0334, "GeForce FX 5900ZT" },␊
134␉{ 0x10DE0338, "Quadro FX 3000" },␊
135␉{ 0x10DE033F, "Quadro FX 700" },␊
136␉{ 0x10DE0341, "GeForce FX 5700 Ultra" },␊
137␉{ 0x10DE0342, "GeForce FX 5700" },␊
138␉{ 0x10DE0343, "GeForce FX 5700LE" },␊
139␉{ 0x10DE0344, "GeForce FX 5700VE" },␊
140␉{ 0x10DE0347, "GeForce FX Go5700" },␊
141␉{ 0x10DE0348, "GeForce FX Go5700" },␊
142␉{ 0x10DE034C, "Quadro FX Go1000" },␊
143␉{ 0x10DE034E, "Quadro FX 1100" },␊
144␉{ 0x10DE0040, "GeForce 6800 Ultra" },␊
145␉{ 0x10DE0041, "GeForce 6800" },␊
146␉{ 0x10DE0042, "GeForce 6800 LE" },␊
147␉{ 0x10DE0043, "GeForce 6800 XE" },␊
148␉{ 0x10DE0044, "GeForce 6800 XT" },␊
149␉{ 0x10DE0045, "GeForce 6800 GT" },␊
150␉{ 0x10DE0046, "GeForce 6800 GT" },␊
151␉{ 0x10DE0047, "GeForce 6800 GS" },␊
152␉{ 0x10DE0048, "GeForce 6800 XT" },␊
153␉{ 0x10DE004E, "Quadro FX 4000" },␊
154␉{ 0x10DE0090, "GeForce 7800 GTX" },␊
155␉{ 0x10DE0091, "GeForce 7800 GTX" },␊
156␉{ 0x10DE0092, "GeForce 7800 GT" },␊
157␉{ 0x10DE0093, "GeForce 7800 GS" },␊
158␉{ 0x10DE0095, "GeForce 7800 SLI" },␊
159␉{ 0x10DE0098, "GeForce Go 7800" },␊
160␉{ 0x10DE0099, "GeForce Go 7800 GTX" },␊
161␉{ 0x10DE009D, "Quadro FX 4500" },␊
162␉{ 0x10DE00C0, "GeForce 6800 GS" },␊
163␉{ 0x10DE00C1, "GeForce 6800" },␊
164␉{ 0x10DE00C2, "GeForce 6800 LE" },␊
165␉{ 0x10DE00C3, "GeForce 6800 XT" },␊
166␉{ 0x10DE00C8, "GeForce Go 6800" },␊
167␉{ 0x10DE00C9, "GeForce Go 6800 Ultra" },␊
168␉{ 0x10DE00CC, "Quadro FX Go1400" },␊
169␉{ 0x10DE00CD, "Quadro FX 3450/4000 SDI" },␊
170␉{ 0x10DE00CE, "Quadro FX 1400" },␊
171␉{ 0x10DE0140, "GeForce 6600 GT" },␊
172␉{ 0x10DE0141, "GeForce 6600" },␊
173␉{ 0x10DE0142, "GeForce 6600 LE" },␊
174␉{ 0x10DE0143, "GeForce 6600 VE" },␊
175␉{ 0x10DE0144, "GeForce Go 6600" },␊
176␉{ 0x10DE0145, "GeForce 6610 XL" },␊
177␉{ 0x10DE0146, "GeForce Go 6600 TE/6200 TE" },␊
178␉{ 0x10DE0147, "GeForce 6700 XL" },␊
179␉{ 0x10DE0148, "GeForce Go 6600" },␊
180␉{ 0x10DE0149, "GeForce Go 6600 GT" },␊
181␉{ 0x10DE014C, "Quadro FX 550" },␊
182␉{ 0x10DE014D, "Quadro FX 550" },␊
183␉{ 0x10DE014E, "Quadro FX 540" },␊
184␉{ 0x10DE014F, "GeForce 6200" },␊
185␉{ 0x10DE0160, "GeForce 6500" },␊
186␉{ 0x10DE0161, "GeForce 6200 TurboCache(TM)" },␊
187␉{ 0x10DE0162, "GeForce 6200SE TurboCache(TM)" },␊
188␉{ 0x10DE0163, "GeForce 6200 LE" },␊
189␉{ 0x10DE0164, "GeForce Go 6200" },␊
190␉{ 0x10DE0165, "Quadro NVS 285" },␊
191␉{ 0x10DE0166, "GeForce Go 6400" },␊
192␉{ 0x10DE0167, "GeForce Go 6200" },␊
193␉{ 0x10DE0168, "GeForce Go 6400" },␊
194␉{ 0x10DE0169, "GeForce 6250" },␊
195␉{ 0x10DE016A, "GeForce 7100 GS" },␊
196␉{ 0x10DE0191, "GeForce 8800 GTX" },␊
197␉{ 0x10DE0193, "GeForce 8800 GTS" },␊
198␉{ 0x10DE0194, "GeForce 8800 Ultra" },␊
199␉{ 0x10DE019D, "Quadro FX 5600" },␊
200␉{ 0x10DE019E, "Quadro FX 4600" },␊
201␉{ 0x10DE01D1, "GeForce 7300 LE" },␊
202␉{ 0x10DE01D3, "GeForce 7300 SE" },␊
203␉{ 0x10DE01D6, "GeForce Go 7200" },␊
204␉{ 0x10DE01D7, "GeForce Go 7300" },␊
205␉{ 0x10DE01D8, "GeForce Go 7400" },␊
206␉{ 0x10DE01D9, "GeForce Go 7400 GS" },␊
207␉{ 0x10DE01DA, "Quadro NVS 110M" },␊
208␉{ 0x10DE01DB, "Quadro NVS 120M" },␊
209␉{ 0x10DE01DC, "Quadro FX 350M" },␊
210␉{ 0x10DE01DD, "GeForce 7500 LE" },␊
211␉{ 0x10DE01DE, "Quadro FX 350" },␊
212␉{ 0x10DE01DF, "GeForce 7300 GS" },␊
213␉{ 0x10DE0211, "GeForce 6800" },␊
214␉{ 0x10DE0212, "GeForce 6800 LE" },␊
215␉{ 0x10DE0215, "GeForce 6800 GT" },␊
216␉{ 0x10DE0218, "GeForce 6800 XT" },␊
217␉{ 0x10DE0221, "GeForce 6200" },␊
218␉{ 0x10DE0222, "GeForce 6200 A-LE" },␊
219␉{ 0x10DE0240, "GeForce 6150" },␊
220␉{ 0x10DE0241, "GeForce 6150 LE" },␊
221␉{ 0x10DE0242, "GeForce 6100" },␊
222␉{ 0x10DE0244, "GeForce Go 6150" },␊
223␉{ 0x10DE0247, "GeForce Go 6100" },␊
224␉{ 0x10DE0290, "GeForce 7900 GTX" },␊
225␉{ 0x10DE0291, "GeForce 7900 GT" },␊
226␉{ 0x10DE0292, "GeForce 7900 GS" },␊
227␉{ 0x10DE0298, "GeForce Go 7900 GS" },␊
228␉{ 0x10DE0299, "GeForce Go 7900 GTX" },␊
229␉{ 0x10DE029A, "Quadro FX 2500M" },␊
230␉{ 0x10DE029B, "Quadro FX 1500M" },␊
231␉{ 0x10DE029C, "Quadro FX 5500" },␊
232␉{ 0x10DE029D, "Quadro FX 3500" },␊
233␉{ 0x10DE029E, "Quadro FX 1500" },␊
234␉{ 0x10DE029F, "Quadro FX 4500 X2" },␊
235␉{ 0x10DE0301, "GeForce FX 5800 Ultra" },␊
236␉{ 0x10DE0302, "GeForce FX 5800" },␊
237␉{ 0x10DE0308, "Quadro FX 2000" },␊
238␉{ 0x10DE0309, "Quadro FX 1000" },␊
239␉{ 0x10DE0311, "GeForce FX 5600 Ultra" },␊
240␉{ 0x10DE0312, "GeForce FX 5600" },␊
241␉{ 0x10DE0314, "GeForce FX 5600XT" },␊
242␉{ 0x10DE031A, "GeForce FX Go5600" },␊
243␉{ 0x10DE031B, "GeForce FX Go5650" },␊
244␉{ 0x10DE031C, "Quadro FX Go700" },␊
245␉{ 0x10DE0324, "GeForce FX Go5200" },␊
246␉{ 0x10DE0325, "GeForce FX Go5250" },␊
247␉{ 0x10DE0326, "GeForce FX 5500" },␊
248␉{ 0x10DE0328, "GeForce FX Go5200 32M/64M" },␊
249␉{ 0x10DE032A, "Quadro NVS 55/280 PCI" },␊
250␉{ 0x10DE032B, "Quadro FX 500/600 PCI" },␊
251␉{ 0x10DE032C, "GeForce FX Go53xx Series" },␊
252␉{ 0x10DE032D, "GeForce FX Go5100" },␊
253␉{ 0x10DE0330, "GeForce FX 5900 Ultra" },␊
254␉{ 0x10DE0331, "GeForce FX 5900" },␊
255␉{ 0x10DE0332, "GeForce FX 5900XT" },␊
256␉{ 0x10DE0333, "GeForce FX 5950 Ultra" },␊
257␉{ 0x10DE0334, "GeForce FX 5900ZT" },␊
258␉{ 0x10DE0338, "Quadro FX 3000" },␊
259␉{ 0x10DE033F, "Quadro FX 700" },␊
260␉{ 0x10DE0341, "GeForce FX 5700 Ultra" },␊
261␉{ 0x10DE0342, "GeForce FX 5700" },␊
262␉{ 0x10DE0343, "GeForce FX 5700LE" },␊
263␉{ 0x10DE0344, "GeForce FX 5700VE" },␊
264␉{ 0x10DE0347, "GeForce FX Go5700" },␊
265␉{ 0x10DE0348, "GeForce FX Go5700" },␊
266␉{ 0x10DE034C, "Quadro FX Go1000" },␊
267␉{ 0x10DE034E, "Quadro FX 1100" },␊
268␉{ 0x10DE0391, "GeForce 7600 GT" },␊
269␉{ 0x10DE0392, "GeForce 7600 GS" },␊
270␉{ 0x10DE0393, "GeForce 7300 GT" },␊
271␉{ 0x10DE0394, "GeForce 7600 LE" },␊
272␉{ 0x10DE0395, "GeForce 7300 GT" },␊
273␉{ 0x10DE0397, "GeForce Go 7700" },␊
274␉{ 0x10DE0398, "GeForce Go 7600" },␊
275␉{ 0x10DE0399, "GeForce Go 7600 GT"},␊
276␉{ 0x10DE039A, "Quadro NVS 300M" },␊
277␉{ 0x10DE039B, "GeForce Go 7900 SE" },␊
278␉{ 0x10DE039C, "Quadro FX 550M" },␊
279␉{ 0x10DE039E, "Quadro FX 560" },␊
280␉{ 0x10DE0400, "GeForce 8600 GTS" },␊
281␉{ 0x10DE0401, "GeForce 8600 GT" },␊
282␉{ 0x10DE0402, "GeForce 8600 GT" },␊
283␉{ 0x10DE0403, "GeForce 8600 GS" },␊
284␉{ 0x10DE0404, "GeForce 8400 GS" },␊
285␉{ 0x10DE0405, "GeForce 9500M GS" },␊
286␉{ 0x10DE0407, "GeForce 8600M GT" },␊
287␉{ 0x10DE0408, "GeForce 9650M GS" },␊
288␉{ 0x10DE0409, "GeForce 8700M GT" },␊
289␉{ 0x10DE040A, "Quadro FX 370" },␊
290␉{ 0x10DE040B, "Quadro NVS 320M" },␊
291␉{ 0x10DE040C, "Quadro FX 570M" },␊
292␉{ 0x10DE040D, "Quadro FX 1600M" },␊
293␉{ 0x10DE040E, "Quadro FX 570" },␊
294␉{ 0x10DE040F, "Quadro FX 1700" },␊
295␉{ 0x10DE0420, "GeForce 8400 SE" },␊
296␉{ 0x10DE0421, "GeForce 8500 GT" },␊
297␉{ 0x10DE0422, "GeForce 8400 GS" },␊
298␉{ 0x10DE0423, "GeForce 8300 GS" },␊
299␉{ 0x10DE0424, "GeForce 8400 GS" },␊
300␉{ 0x10DE0425, "GeForce 8600M GS" },␊
301␉{ 0x10DE0426, "GeForce 8400M GT" },␊
302␉{ 0x10DE0427, "GeForce 8400M GS" },␊
303␉{ 0x10DE0428, "GeForce 8400M G" },␊
304␉{ 0x10DE0429, "Quadro NVS 140M" },␊
305␉{ 0x10DE042A, "Quadro NVS 130M" },␊
306␉{ 0x10DE042B, "Quadro NVS 135M" },␊
307␉{ 0x10DE042C, "GeForce 9400 GT" },␊
308␉{ 0x10DE042D, "Quadro FX 360M" },␊
309␉{ 0x10DE042E, "GeForce 9300M G" },␊
310␉{ 0x10DE042F, "Quadro NVS 290" },␊
311␉{ 0x10DE05E0, "GeForce GTX 295" },␊
312␉{ 0x10DE05E1, "GeForce GTX 280" },␊
313␉{ 0x10DE05E2, "GeForce GTX 260" },␊
314␉{ 0x10DE05E3, "GeForce GTX 285" },␊
315␉{ 0x10DE05E6, "GeForce GTX 275" },␊
316␉{ 0x10DE05EA, "GeForce GTX 260" },␊
317␉{ 0x10DE05EB, "GeForce GTX 295" },␊
318␉{ 0x10DE05F9, "Quadro CX" },␊
319␉{ 0x10DE05FD, "Quadro FX 5800" },␊
320␉{ 0x10DE05FE, "Quadro FX 4800" },␊
321␉{ 0x10DE0600, "GeForce 8800 GTS 512" },␊
322␉{ 0x10DE0602, "GeForce 8800 GT" },␊
323␉{ 0x10DE0604, "GeForce 9800 GX2" },␊
324␉{ 0x10DE0605, "GeForce 9800 GT" },␊
325␉{ 0x10DE0606, "GeForce 8800 GS" },␊
326␉{ 0x10DE0607, "GeForce GTS 240" },␊
327␉{ 0x10DE0608, "GeForce 9800M GTX" },␊
328␉{ 0x10DE0609, "GeForce 8800M GTS" },␊
329␉{ 0x10DE060A, "GeForce GTX 280M" },␊
330␉{ 0x10DE060B, "GeForce 9800M GT" },␊
331␉{ 0x10DE060C, "GeForce 8800M GTX" },␊
332␉{ 0x10DE060D, "GeForce 8800 GS" },␊
333␉{ 0x10DE0610, "GeForce 9600 GSO" },␊
334␉{ 0x10DE0611, "GeForce 8800 GT" },␊
335␉{ 0x10DE0612, "GeForce 9800 GTX" },␊
336␉{ 0x10DE0613, "GeForce 9800 GTX+" },␊
337␉{ 0x10DE0614, "GeForce 9800 GT" },␊
338␉{ 0x10DE0615, "GeForce GTS 250" },␊
339␉{ 0x10DE0617, "GeForce 9800M GTX" },␊
340␉{ 0x10DE0618, "GeForce GTX 260M" }, ␊
341␉{ 0x10DE061A, "Quadro FX 3700" },␊
342␉{ 0x10DE061C, "Quadro FX 3600M" },␊
343␉{ 0x10DE061D, "Quadro FX 2800M" },␊
344␉{ 0x10DE061F, "Quadro FX 3800M" },␊
345␉{ 0x10DE0622, "GeForce 9600 GT" },␊
346␉{ 0x10DE0623, "GeForce 9600 GS" },␊
347␉{ 0x10DE0625, "GeForce 9600 GSO 512"},␊
348␉{ 0x10DE0626, "GeForce GT 130" },␊
349␉{ 0x10DE0627, "GeForce GT 140" },␊
350␉{ 0x10DE0628, "GeForce 9800M GTS" },␊
351␉{ 0x10DE062A, "GeForce 9700M GTS" },␊
352␉{ 0x10DE062C, "GeForce 9800M GTS" },␊
353␉{ 0x10DE0640, "GeForce 9500 GT" },␊
354␉{ 0x10DE0641, "GeForce 9400 GT" },␊
355␉{ 0x10DE0642, "GeForce 8400 GS" },␊
356␉{ 0x10DE0643, "GeForce 9500 GT" },␊
357␉{ 0x10DE0644, "GeForce 9500 GS" },␊
358␉{ 0x10DE0645, "GeForce 9500 GS" },␊
359␉{ 0x10DE0646, "GeForce GT 120" },␊
360␉{ 0x10DE0647, "GeForce 9600M GT" },␊
361␉{ 0x10DE0648, "GeForce 9600M GS" },␊
362␉{ 0x10DE0649, "GeForce 9600M GT" },␊
363␉{ 0x10DE064A, "GeForce 9700M GT" },␊
364␉{ 0x10DE064B, "GeForce 9500M G" },␊
365␉{ 0x10DE064C, "GeForce 9650M GT" },␊
366␉{ 0x10DE0652, "GeForce GT 130M" },␊
367␉{ 0x10DE0658, "Quadro FX 380" },␊
368␉{ 0x10DE0659, "Quadro FX 580" },␊
369␉{ 0x10DE065A, "Quadro FX 1700M" },␊
370␉{ 0x10DE065B, "GeForce 9400 GT" },␊
371␉{ 0x10DE065C, "Quadro FX 770M" },␊
372␉{ 0x10DE06C0, "GeForce GTX 480" },␊
373␉{ 0x10DE06C3, "GeForce GTX D12U" },␊
374␉{ 0x10DE06C4, "GeForce GTX 465" },␊
375␉{ 0x10DE06CA, "GeForce GTX 480M" },␊
376␉{ 0x10DE06CD, "GeForce GTX 470" },␊
377␉{ 0x10DE06D1, "Tesla C2050" },␉// TODO: sub-device id: 0x0771␊
378␉{ 0x10DE06D1, "Tesla C2070" },␉// TODO: sub-device id: 0x0772␊
379␉{ 0x10DE06D2, "Tesla M2070" },␊
380␉{ 0x10DE06D8, "Quadro 6000" },␊
381␉{ 0x10DE06D9, "Quadro 5000" },␊
382␉{ 0x10DE06DA, "Quadro 5000M" },␊
383␉{ 0x10DE06DC, "Quadro 6000" },␊
384␉{ 0x10DE06DD, "Quadro 4000" },␊
385␉{ 0x10DE06DE, "Tesla M2050" },␉// TODO: sub-device id: 0x0846␊
386␉{ 0x10DE06DE, "Tesla M2070" },␉// TODO: sub-device id: ?␊
387␉// 0x10DE06DE also applies to misc S2050, X2070, M2050, M2070␊
388␉{ 0x10DE06E0, "GeForce 9300 GE" },␊
389␉{ 0x10DE06E1, "GeForce 9300 GS" },␊
390␉{ 0x10DE06E4, "GeForce 8400 GS" },␊
391␉{ 0x10DE06E5, "GeForce 9300M GS" },␊
392␉{ 0x10DE06E8, "GeForce 9200M GS" },␊
393␉{ 0x10DE06E9, "GeForce 9300M GS" },␊
394␉{ 0x10DE06EA, "Quadro NVS 150M" },␊
395␉{ 0x10DE06EB, "Quadro NVS 160M" },␊
396␉{ 0x10DE06EC, "GeForce G 105M" },␊
397␉{ 0x10DE06EF, "GeForce G 103M" },␊
398␉{ 0x10DE06F8, "Quadro NVS 420" },␊
399␉{ 0x10DE06F9, "Quadro FX 370 LP" },␊
400␉{ 0x10DE06FA, "Quadro NVS 450" },␊
401␉{ 0x10DE06FD, "Quadro NVS 295" },␊
402␉{ 0x10DE086A, "GeForce 9400" },␊
403␉{ 0x10DE0874, "ION 9300M" },␉␊
404␉{ 0x10DE086C, "GeForce 9300/nForce 730i" },␊
405␉{ 0x10DE0876, "ION 9400M" },␊
406␉{ 0x10DE087D, "ION 9400M" },␊
407␉{ 0x10DE087E, "ION LE" },␊
408␉{ 0x10DE0A20, "GeForce GT220" },␊
409␉{ 0x10DE0A23, "GeForce 210" },␊
410␉{ 0x10DE0A28, "GeForce GT 230M" },␊
411␉{ 0x10DE0A29, "GeForce GT 330M" },␊
412␉{ 0x10DE0A2A, "GeForce GT 230M" },␊
413␉{ 0x10DE0A34, "GeForce GT 240M" },␊
414␉{ 0x10DE0A60, "GeForce G210" },␊
415␉{ 0x10DE0A62, "GeForce 205" },␊
416␉{ 0x10DE0A63, "GeForce 310" },␊
417␉{ 0x10DE0A65, "GeForce 210" },␊
418␉{ 0x10DE0A66, "GeForce 310" },␊
419␉{ 0x10DE0A74, "GeForce G210M" },␊
420␉{ 0x10DE0A75, "GeForce G310M" },␊
421␉{ 0x10DE0A78, "Quadro FX 380 LP" },␊
422␉{ 0x10DE0CA3, "GeForce GT 240" },␊
423␉{ 0x10DE0CA8, "GeForce GTS 260M" },␊
424␉{ 0x10DE0CA9, "GeForce GTS 250M" },␊
425␉{ 0x10DE0CB1, "GeForce GTS 360M" },␊
426␉{ 0x10DE0CA3, "GeForce GT240" },␊
427␉␊
428␉{ 0x10DE0DC0, "GeForce GT 440" },␊
429␉{ 0x10DE0DC1, "D12-P1-35" },␊
430␉{ 0x10DE0DC2, "D12-P1-35" },␊
431␉{ 0x10DE0DC4, "GeForce GTS 450" },␊
432␉{ 0x10DE0DC5, "GeForce GTS 450" },␊
433␉{ 0x10DE0DC6, "GeForce GTS 450" },␊
434␉{ 0x10DE0DCA, "GF10x" },␊
435␉{ 0x10DE0DD1, "GeForce GTX 460M" },␊
436␉{ 0x10DE0DD2, "GeForce GT 445M" },␊
437␉{ 0x10DE0DD3, "GeForce GT 435M" },␊
438␉{ 0x10DE0DD8, "Quadro 2000" },␊
439␉{ 0x10DE0DDE, "GF106-ES" },␊
440␉{ 0x10DE0DDF, "GF106-INT" },␊
441␉{ 0x10DE0DE1, "GeForce GT 430" },␊
442␉{ 0x10DE0DE2, "GeForce GT 420" },␊
443␉{ 0x10DE0DEB, "GeForce GT 555M" },␊
444␉{ 0x10DE0DEE, "GeForce GT 415M" },␊
445␉{ 0x10DE0DF0, "GeForce GT 425M" },␊
446␉{ 0x10DE0DF1, "GeForce GT 420M" },␊
447␉{ 0x10DE0DF2, "GeForce GT 435M" },␊
448␉{ 0x10DE0DF3, "GeForce GT 420M" },␊
449␉{ 0x10DE0DF8, "Quadro 600" },␊
450␉{ 0x10DE0DFE, "GF108 ES" },␊
451␉{ 0x10DE0DFF, "GF108 INT" },␊
452␉␊
453␉// 0E20 - 0E3F␊
454␉{ 0x10DE0E21, "D12U-25" },␊
455␉{ 0x10DE0E22, "GeForce GTX 460" },␊
456␉{ 0x10DE0E23, "GeForce GTX 460 SE" },␊
457␉{ 0x10DE0E24, "GeForce GTX 460" },␊
458␉{ 0x10DE0E25, "D12U-50" },␊
459␉{ 0x10DE0E30, "GeForce GTX 470M" },␊
460␉{ 0x10DE0E38, "GF104GL" },␊
461␉{ 0x10DE0E3E, "GF104-ES" },␊
462␉{ 0x10DE0E3F, "GF104-INT" },␊
463␉␊
464␉// 0EE0 - 0EFF: none yet␊
465␉// 0F00 - 0F3F: none yet␊
466␉// 1040 - 107F: none yet␊
467␉␊
468␉// 1080 - 109F␊
469␉{ 0x10DE1080, "GeForce GTX 580" },␊
470␉{ 0x10DE1081, "D13U" },␊
471␉{ 0x10DE1082, "D13U" },␊
472␉{ 0x10DE1083, "D13U" },␊
473␉{ 0x10DE1098, "D13U" },␊
474␉{ 0x10DE109A, "N12E-Q5" }␊
475};␊
476␊
477static uint16_t swap16(uint16_t x)␊
478{␊
479␉return (((x & 0x00FF) << 8) | ((x & 0xFF00) >> 8));␊
480}␊
481␊
482static uint16_t read16(uint8_t *ptr, uint16_t offset)␊
483{␊
484␉uint8_t ret[2];␊
485␉ret[0] = ptr[offset+1];␊
486␉ret[1] = ptr[offset];␊
487␉return *((uint16_t*)&ret);␊
488}␊
489␊
490#if 0␊
491static uint32_t swap32(uint32_t x)␊
492{␊
493␉return ((x & 0x000000FF) << 24) | ((x & 0x0000FF00) << 8 ) | ((x & 0x00FF0000) >> 8 ) | ((x & 0xFF000000) >> 24);␊
494}␊
495␊
496static uint8_t read8(uint8_t *ptr, uint16_t offset)␊
497{ ␊
498␉return ptr[offset];␊
499}␊
500␊
501static uint32_t read32(uint8_t *ptr, uint16_t offset)␊
502{␊
503␉uint8_t ret[4];␊
504␉ret[0] = ptr[offset+3];␊
505␉ret[1] = ptr[offset+2];␊
506␉ret[2] = ptr[offset+1];␊
507␉ret[3] = ptr[offset];␊
508␉return *((uint32_t*)&ret);␊
509}␊
510#endif␊
511␊
512static int patch_nvidia_rom(uint8_t *rom)␊
513{␊
514␉if (!rom || (rom[0] != 0x55 && rom[1] != 0xaa)) {␊
515␉␉verbose("False ROM signature: 0x%02x%02x\n", rom[0], rom[1]);␊
516␉␉return PATCH_ROM_FAILED;␊
517␉}␊
518␉␊
519␉uint16_t dcbptr = swap16(read16(rom, 0x36));␊
520␉if(!dcbptr) {␊
521␉␉verbose("no dcb table found\n");␊
522␉␉return PATCH_ROM_FAILED;␊
523␉}/* else␊
524␉ verbose("dcb table at offset 0x%04x\n", dcbptr);␊
525␉ */␊
526␉uint8_t *dcbtable = &rom[dcbptr];␊
527␉uint8_t dcbtable_version = dcbtable[0];␊
528␉uint8_t headerlength = 0;␊
529␉uint8_t recordlength = 0;␊
530␉uint8_t numentries = 0;␊
531␉␊
532␉if(dcbtable_version >= 0x20) {␊
533␉␉uint32_t sig;␊
534␉␉␊
535␉␉if(dcbtable_version >= 0x30) {␊
536␉␉␉headerlength = dcbtable[1];␊
537␉␉␉numentries = dcbtable[2];␊
538␉␉␉recordlength = dcbtable[3];␊
539␉␉␉sig = *(uint32_t *)&dcbtable[6];␊
540␉␉} else {␊
541␉␉␉sig = *(uint32_t *)&dcbtable[4];␊
542␉␉␉headerlength = 8;␊
543␉␉}␊
544␉␉if (sig != 0x4edcbdcb) {␊
545␉␉␉verbose("bad display config block signature (0x%8x)\n", sig);␊
546␉␉␉return PATCH_ROM_FAILED;␊
547␉␉}␊
548␉} else if (dcbtable_version >= 0x14) { /* some NV15/16, and NV11+ */␊
549␉␉char sig[8] = { 0 };␊
550␉␉␊
551␉␉strncpy(sig, (char *)&dcbtable[-7], 7);␊
552␉␉recordlength = 10;␊
553␉␉if (strcmp(sig, "DEV_REC")) {␊
554␉␉␉verbose("Bad Display Configuration Block signature (%s)\n", sig);␊
555␉␉␉return PATCH_ROM_FAILED;␊
556␉␉}␊
557␉} else {␊
558␉␉verbose("ERROR: dcbtable_version is 0x%X\n", dcbtable_version);␊
559␉␉return PATCH_ROM_FAILED;␊
560␉}␊
561␉␊
562␉if(numentries >= MAX_NUM_DCB_ENTRIES)␊
563␉␉numentries = MAX_NUM_DCB_ENTRIES;␊
564␉␊
565␉uint8_t num_outputs = 0, i=0;␊
566␉struct dcbentry {␊
567␉␉uint8_t type;␊
568␉␉uint8_t index;␊
569␉␉uint8_t *heads;␊
570␉} entries[numentries];␊
571␉␊
572␉for (i = 0; i < numentries; i++) {␊
573␉␉uint32_t connection;␊
574␉␉connection = *(uint32_t *)&dcbtable[headerlength + recordlength * i];␊
575␉␉/* Should we allow discontinuous DCBs? Certainly DCB I2C tables can be discontinuous */␊
576␉␉if ((connection & 0x0000000f) == 0x0000000f) /* end of records */ ␊
577␉␉␉continue;␊
578␉␉if (connection == 0x00000000) /* seen on an NV11 with DCB v1.5 */ ␊
579␉␉␉continue;␊
580␉␉if ((connection & 0xf) == 0x6) /* we skip type 6 as it doesnt appear on macbook nvcaps */␊
581␉␉␉continue;␊
582␉␉␊
583␉␉entries[num_outputs].type = connection & 0xf;␊
584␉␉entries[num_outputs].index = num_outputs;␊
585␉␉entries[num_outputs++].heads = (uint8_t*)&(dcbtable[(headerlength + recordlength * i) + 1]);␊
586␊
587␉}␊
588␉␊
589␉int has_lvds = false;␊
590␉uint8_t channel1 = 0, channel2 = 0;␊
591␉␊
592␉for(i=0; i<num_outputs; i++) {␊
593␉␉if(entries[i].type == 3) {␊
594␉␉␉has_lvds = true;␊
595␉␉␉//printf("found LVDS\n");␊
596␉␉␉channel1 |= ( 0x1 << entries[i].index);␊
597␉␉␉entries[i].type = TYPE_GROUPED;␊
598␉␉}␊
599␉}␊
600␉// if we have a LVDS output, we group the rest to the second channel␊
601␉if(has_lvds) {␊
602␉␉for(i=0; i<num_outputs; i++) {␊
603␉␉␉if(entries[i].type == TYPE_GROUPED)␊
604␉␉␉␉continue;␊
605␉␉␉channel2 |= ( 0x1 << entries[i].index);␊
606␉␉␉entries[i].type = TYPE_GROUPED;␊
607␉␉}␊
608␉} else {␊
609␉␉//␊
610␉␉int x;␊
611␉␉// we loop twice as we need to generate two channels␊
612␉␉for(x=0; x<=1; x++) {␊
613␉␉␉for(i=0; i<num_outputs; i++) {␊
614␉␉␉␉if(entries[i].type == TYPE_GROUPED)␊
615␉␉␉␉␉continue;␊
616␉␉␉␉// if type is TMDS, the prior output is ANALOG␊
617␉␉␉␉// we always group ANALOG and TMDS␊
618␉␉␉␉// if there is a TV output after TMDS, we group it to that channel as well␊
619␉␉␉␉if(i && entries[i].type == 0x2) {␊
620␉␉␉␉␉switch (x) {␊
621␉␉␉␉␉␉case 0:␊
622␉␉␉␉␉␉␉//printf("group channel 1\n");␊
623␉␉␉␉␉␉␉channel1 |= ( 0x1 << entries[i].index);␊
624␉␉␉␉␉␉␉entries[i].type = TYPE_GROUPED;␊
625␉␉␉␉␉␉␉if((entries[i-1].type == 0x0)) {␊
626␉␉␉␉␉␉␉␉channel1 |= ( 0x1 << entries[i-1].index);␊
627␉␉␉␉␉␉␉␉entries[i-1].type = TYPE_GROUPED;␊
628␉␉␉␉␉␉␉}␊
629␉␉␉␉␉␉␉// group TV as well if there is one␊
630␉␉␉␉␉␉␉if( ((i+1) < num_outputs) && (entries[i+1].type == 0x1) ) {␊
631␉␉␉␉␉␉␉␉//␉printf("group tv1\n");␊
632␉␉␉␉␉␉␉␉channel1 |= ( 0x1 << entries[i+1].index);␊
633␉␉␉␉␉␉␉␉entries[i+1].type = TYPE_GROUPED;␊
634␉␉␉␉␉␉␉}␊
635␉␉␉␉␉␉␉break;␊
636␉␉␉␉␉␉case 1:␊
637␉␉␉␉␉␉␉//printf("group channel 2 : %d\n", i);␊
638␉␉␉␉␉␉␉channel2 |= ( 0x1 << entries[i].index);␊
639␉␉␉␉␉␉␉entries[i].type = TYPE_GROUPED;␊
640␉␉␉␉␉␉␉if((entries[i-1].type == 0x0)) {␊
641␉␉␉␉␉␉␉␉channel2 |= ( 0x1 << entries[i-1].index);␊
642␉␉␉␉␉␉␉␉entries[i-1].type = TYPE_GROUPED;␊
643␉␉␉␉␉␉␉}␊
644␉␉␉␉␉␉␉// group TV as well if there is one␊
645␉␉␉␉␉␉␉if( ((i+1) < num_outputs) && (entries[i+1].type == 0x1) ) {␊
646␉␉␉␉␉␉␉␉//␉printf("group tv2\n");␊
647␉␉␉␉␉␉␉␉channel2 |= ( 0x1 << entries[i+1].index);␊
648␉␉␉␉␉␉␉␉entries[i+1].type = TYPE_GROUPED;␊
649␉␉␉␉␉␉␉}␊
650␉␉␉␉␉␉␉break;␊
651␉␉␉␉␉␉␉␊
652␉␉␉␉␉}␊
653␉␉␉␉␉break;␊
654␉␉␉␉}␊
655␉␉␉}␊
656␉␉}␊
657␉}␊
658␉␊
659␉// if we have left ungrouped outputs merge them to the empty channel␊
660␉uint8_t *togroup;// = (channel1 ? (channel2 ? NULL : &channel2) : &channel1);␊
661␉togroup = &channel2;␊
662␉for(i=0; i<num_outputs;i++)␊
663␉␉if(entries[i].type != TYPE_GROUPED) {␊
664␉␉␉//printf("%d not grouped\n", i);␊
665␉␉␉if(togroup)␊
666␉␉␉␉*togroup |= ( 0x1 << entries[i].index);␊
667␉␉␉entries[i].type = TYPE_GROUPED;␊
668␉␉}␊
669␉␊
670␉if(channel1 > channel2) {␊
671␉␉uint8_t buff = channel1;␊
672␉␉channel1 = channel2;␊
673␉␉channel2 = buff;␊
674␉}␊
675␉␊
676␉default_NVCAP[6] = channel1;␊
677␉default_NVCAP[8] = channel2;␊
678␉␊
679␉// patching HEADS␊
680␉for(i=0; i<num_outputs;i++) {␊
681␉␉if(channel1 & (1 << i))␊
682␉␉␉*entries[i].heads = 1;␊
683␉␉else if(channel2 & (1 << i))␊
684␉␉␉*entries[i].heads = 2;␊
685␉}␊
686␉␊
687␉return (has_lvds ? PATCH_ROM_SUCCESS_HAS_LVDS : PATCH_ROM_SUCCESS);␊
688}␊
689␊
690static char *get_nvidia_model(uint32_t id) {␊
691␉int␉i;␊
692␊
693␉for (i=1; i< (sizeof(NVKnownChipsets) / sizeof(NVKnownChipsets[0])); i++) {␊
694␉␉if (NVKnownChipsets[i].device == id) {␊
695␉␉␉return NVKnownChipsets[i].name;␊
696␉␉}␊
697␉}␊
698␉return NVKnownChipsets[0].name;␊
699}␊
700␊
701static uint32_t load_nvidia_bios_file(const char *filename, uint8_t *buf, int bufsize)␊
702{␊
703␉int␉fd;␊
704␉int␉size;␊
705␊
706␉if ((fd = open_bvdev("bt(0,0)", filename, 0)) < 0) {␊
707␉␉return 0;␊
708␉}␊
709␉size = file_size(fd);␊
710␉if (size > bufsize) {␊
711␉␉printf("Filesize of %s is bigger than expected! Truncating to 0x%x Bytes!\n", filename, bufsize);␊
712␉␉size = bufsize;␊
713␉}␊
714␉size = read(fd, (char *)buf, size);␊
715␉close(fd);␊
716␉return size > 0 ? size : 0;␊
717}␊
718␊
719static int devprop_add_nvidia_template(struct DevPropDevice *device)␊
720{␊
721␉char␉tmp[16]; ␊
722␊
723␉if(!device)␊
724␉␉return 0;␊
725␊
726␉if(!DP_ADD_TEMP_VAL(device, nvidia_compatible_0))␊
727␉␉return 0;␊
728␉if(!DP_ADD_TEMP_VAL(device, nvidia_device_type_0))␊
729␉␉return 0;␊
730␉if(!DP_ADD_TEMP_VAL(device, nvidia_name_0))␊
731␉␉return 0;␊
732␉if(!DP_ADD_TEMP_VAL(device, nvidia_compatible_1))␊
733␉␉return 0;␊
734␉if(!DP_ADD_TEMP_VAL(device, nvidia_device_type_1))␊
735␉␉return 0;␊
736␉if(!DP_ADD_TEMP_VAL(device, nvidia_name_1))␊
737␉␉return 0;␊
738␉if(!DP_ADD_TEMP_VAL(device, nvidia_device_type))␊
739␉␉return 0;␊
740␉// Rek : Dont use sprintf return, it does not WORK !! our custom sprintf() always return 0!␊
741␉// len = sprintf(tmp, "Slot-%x", devices_number);␊
742␉sprintf(tmp, "Slot-%x",devices_number);␊
743␉devprop_add_value(device, "AAPL,slot-name", (uint8_t *) tmp, strlen(tmp));␊
744␉devices_number++;␊
745␊
746␉return 1;␊
747}␊
748␊
749int hex2bin(const char *hex, uint8_t *bin, int len)␊
750{␊
751␉char␉*p;␊
752␉int␉i;␊
753␉char␉buf[3];␊
754 ␊
755␉if (hex == NULL || bin == NULL || len <= 0 || strlen(hex) != len * 2) {␊
756␉␉verbose("[ERROR] bin2hex input error\n");␊
757␉␉return -1;␊
758␉}␊
759 ␊
760␉buf[2] = '\0';␊
761␉p = (char *) hex;␊
762␉for (i=0; i<len; i++) {␊
763␉␉if (p[0] == '\0' || p[1] == '\0' || !isxdigit(p[0]) || !isxdigit(p[1])) {␊
764␉␉␉verbose("[ERROR] bin2hex '%s' syntax error\n", hex);␊
765␉␉␉return -2;␊
766␉␉}␊
767␉␉buf[0] = *p++;␊
768␉␉buf[1] = *p++;␊
769␉␉bin[i] = (unsigned char) strtoul(buf, NULL, 16);␊
770␉}␊
771␉return 0;␊
772}␊
773␊
774unsigned long long mem_detect(volatile uint8_t *regs, uint8_t nvCardType, pci_dt_t *nvda_dev)␊
775{␊
776␉unsigned long long vram_size = 0;␊
777␊
778␉if (nvCardType < NV_ARCH_50) {␊
779␉␉vram_size = REG32(NV04_PFB_FIFO_DATA);␊
780␉␉vram_size &= NV10_PFB_FIFO_DATA_RAM_AMOUNT_MB_MASK;␊
781␉}␊
782␉else if (nvCardType < NV_ARCH_C0) {␊
783␉␉vram_size = REG32(NV04_PFB_FIFO_DATA);␊
784␉␉vram_size |= (vram_size & 0xff) << 32;␊
785␉␉vram_size &= 0xffffffff00ll;␊
786␉}␊
787␉else { // >= NV_ARCH_C0␊
788␉␉vram_size = REG32(NVC0_MEM_CTRLR_RAM_AMOUNT) << 20;␊
789␉␉vram_size *= REG32(NVC0_MEM_CTRLR_COUNT);␊
790␉}␊
791␉␉␊
792␉return vram_size;␊
793}␊
794␊
795bool setup_nvidia_devprop(pci_dt_t *nvda_dev)␊
796{␊
797␉struct DevPropDevice␉␉*device;␊
798␉char␉␉␉␉␉␉*devicepath;␊
799␉struct pci_rom_pci_header_t␉*rom_pci_header;␉␊
800␉volatile uint8_t␉*regs;␊
801␉uint8_t␉␉␉␉*rom;␊
802␉uint8_t␉␉␉␉*nvRom;␊
803␉uint8_t␉␉␉␉nvCardType;␊
804␉unsigned long long␉videoRam;␊
805␉uint32_t␉␉␉nvBiosOveride;␊
806␉uint32_t␉␉␉bar[7];␊
807␉uint32_t␉␉␉boot_display;␊
808␉int␉␉␉␉␉nvPatch;␊
809␉int␉␉␉␉␉len;␊
810␉char␉␉␉␉biosVersion[32];␊
811␉char␉␉␉␉nvFilename[32];␊
812␉char␉␉␉␉kNVCAP[12];␊
813␉char␉␉␉␉*model;␊
814␉const char␉␉␉*value;␊
815␉bool␉␉␉␉doit;␊
816␊
817␉devicepath = get_pci_dev_path(nvda_dev);␊
818␉bar[0] = pci_config_read32(nvda_dev->dev.addr, 0x10 );␊
819␉regs = (uint8_t *) (bar[0] & ~0x0f);␊
820␉␊
821␉delay(50);␊
822␉␉␊
823␉// get card type␊
824␉nvCardType = (REG32(0) >> 20) & 0x1ff;␊
825␊
826␉// Amount of VRAM in kilobytes␊
827␉videoRam = mem_detect(regs, nvCardType, nvda_dev);␊
828␉model = get_nvidia_model((nvda_dev->vendor_id << 16) | nvda_dev->device_id);␊
829␉␊
830␉verbose("nVidia %s %dMB NV%02x [%04x:%04x] :: %s\n", ␊
831␉␉␉model, (uint32_t)(videoRam / 1024 / 1024),␊
832␉␉␉(REG32(0) >> 20) & 0x1ff, nvda_dev->vendor_id, nvda_dev->device_id,␊
833␉␉␉devicepath);␊
834␊
835␉rom = malloc(NVIDIA_ROM_SIZE);␊
836␉sprintf(nvFilename, "bt(0,0)/Extra/%04x_%04x.rom", (uint16_t)nvda_dev->vendor_id, (uint16_t)nvda_dev->device_id);␊
837␉if (getBoolForKey(kUseNvidiaROM, &doit, &bootInfo->bootConfig) && doit) {␊
838␉␉verbose("Looking for nvidia video bios file %s\n", nvFilename);␊
839␉␉nvBiosOveride = load_nvidia_bios_file(nvFilename, rom, NVIDIA_ROM_SIZE);␊
840␉␉if (nvBiosOveride > 0) {␊
841␉␉␉verbose("Using nVidia Video BIOS File %s (%d Bytes)\n", nvFilename, nvBiosOveride);␊
842␉␉␉DBG("%s Signature 0x%02x%02x %d bytes\n", nvFilename, rom[0], rom[1], nvBiosOveride);␊
843␉␉} else {␊
844␉␉␉verbose("ERROR: unable to open nVidia Video BIOS File %s\n", nvFilename);␊
845␉␉␉return false;␊
846␉␉}␊
847␉} else {␊
848␉␉// Otherwise read bios from card␊
849␉␉nvBiosOveride = 0;␊
850␊
851␉␉// TODO: we should really check for the signature before copying the rom, i think.␊
852␊
853␉␉// PRAMIN first␊
854␉␉nvRom = (uint8_t*)&regs[NV_PRAMIN_OFFSET];␊
855␉␉bcopy((uint32_t *)nvRom, rom, NVIDIA_ROM_SIZE);␊
856␉␉␊
857␉␉// Valid Signature ?␊
858␉␉if (rom[0] != 0x55 && rom[1] != 0xaa) {␊
859␉␉␉// PROM next␊
860␉␉␉// Enable PROM access␊
861␉␉␉(REG32(NV_PBUS_PCI_NV_20)) = NV_PBUS_PCI_NV_20_ROM_SHADOW_DISABLED;␊
862␊
863␉␉␉nvRom = (uint8_t*)&regs[NV_PROM_OFFSET];␊
864␉␉␉bcopy((uint8_t *)nvRom, rom, NVIDIA_ROM_SIZE);␊
865␉␉␉␊
866␉␉␉// disable PROM access␊
867␉␉␉(REG32(NV_PBUS_PCI_NV_20)) = NV_PBUS_PCI_NV_20_ROM_SHADOW_ENABLED;␉␊
868␊
869␉␉␉// Valid Signature ?␊
870␉␉␉if (rom[0] != 0x55 && rom[1] != 0xaa) {␊
871␉␉␉␉// 0xC0000 last␊
872␉␉␉␉bcopy((char *)0xc0000, rom, NVIDIA_ROM_SIZE);␊
873␉␉␉␉␊
874␉␉␉␉// Valid Signature ?␊
875␉␉␉␉if (rom[0] != 0x55 && rom[1] != 0xaa) {␊
876␉␉␉␉␉verbose("ERROR: Unable to locate nVidia Video BIOS\n");␊
877␉␉␉␉␉return false;␊
878␉␉␉␉} else {␊
879␉␉␉␉␉DBG("ROM Address 0x%x Signature 0x%02x%02x\n", nvRom, rom[0], rom[1]);␊
880␉␉␉␉}␊
881␉␉␉} else {␊
882␉␉␉␉DBG("PROM Address 0x%x Signature 0x%02x%02x\n", nvRom, rom[0], rom[1]);␊
883␉␉␉}␊
884␉␉} else {␊
885␉␉␉DBG("PRAM Address 0x%x Signature 0x%02x%02x\n", nvRom, rom[0], rom[1]);␊
886␉␉}␊
887␉}␊
888␊
889␉if ((nvPatch = patch_nvidia_rom(rom)) == PATCH_ROM_FAILED) {␊
890␉␉verbose("ERROR: nVidia ROM Patching Failed!\n");␊
891␉␉return false;␊
892␉}␊
893␊
894␉rom_pci_header = (struct pci_rom_pci_header_t*)(rom + *(uint16_t *)&rom[24]);␊
895␊
896␉// check for 'PCIR' sig␊
897␉if (rom_pci_header->signature == 0x50434952) {␊
898␉␉if (rom_pci_header->device != nvda_dev->device_id) {␊
899␉␉␉// Get Model from the OpROM␊
900␉␉␉model = get_nvidia_model((rom_pci_header->vendor << 16) | rom_pci_header->device);␊
901␉␉} else {␊
902␉␉␉verbose("nVidia incorrect PCI ROM signature: 0x%x\n", rom_pci_header->signature);␊
903␉␉}␊
904␉}␊
905␊
906␉if (!string) {␊
907␉␉string = devprop_create_string();␊
908␉}␊
909␉device = devprop_add_device(string, devicepath);␊
910␊
911␉/* FIXME: for primary graphics card only */␊
912␉boot_display = 1;␊
913␉devprop_add_value(device, "@0,AAPL,boot-display", (uint8_t*)&boot_display, 4);␊
914␊
915␉if(nvPatch == PATCH_ROM_SUCCESS_HAS_LVDS) {␊
916␉␉uint8_t built_in = 0x01;␊
917␉␉devprop_add_value(device, "@0,built-in", &built_in, 1);␊
918␉}␊
919␉␊
920␉// get bios version␊
921␉const int MAX_BIOS_VERSION_LENGTH = 32;␊
922␉char* version_str = (char*)malloc(MAX_BIOS_VERSION_LENGTH);␊
923␉memset(version_str, 0, MAX_BIOS_VERSION_LENGTH);␊
924␉int i, version_start;␊
925␉int crlf_count = 0;␊
926␉// only search the first 384 bytes␊
927␉for(i = 0; i < 0x180; i++) {␊
928␉␉if(rom[i] == 0x0D && rom[i+1] == 0x0A) {␊
929␉␉␉crlf_count++;␊
930␉␉␉// second 0x0D0A was found, extract bios version␊
931␉␉␉if(crlf_count == 2) {␊
932␉␉␉␉if(rom[i-1] == 0x20) i--; // strip last " "␊
933␉␉␉␉for(version_start = i; version_start > (i-MAX_BIOS_VERSION_LENGTH); version_start--) {␊
934␉␉␉␉␉// find start␊
935␉␉␉␉␉if(rom[version_start] == 0x00) {␊
936␉␉␉␉␉␉version_start++;␊
937␉␉␉␉␉␉␊
938␉␉␉␉␉␉// strip "Version "␊
939␉␉␉␉␉␉if(strncmp((const char*)rom+version_start, "Version ", 8) == 0) {␊
940␉␉␉␉␉␉␉version_start += 8;␊
941␉␉␉␉␉␉}␊
942␉␉␉␉␉␉␊
943␉␉␉␉␉␉strncpy(version_str, (const char*)rom+version_start, i-version_start);␊
944␉␉␉␉␉␉break;␊
945␉␉␉␉␉}␊
946␉␉␉␉}␊
947␉␉␉␉break;␊
948␉␉␉}␊
949␉␉}␊
950␉}␊
951␉␊
952␉sprintf(biosVersion, "%s", (nvBiosOveride > 0) ? nvFilename : version_str);␊
953␊
954␉sprintf(kNVCAP, "NVCAP_%04x", nvda_dev->device_id);␊
955␉if (getValueForKey(kNVCAP, &value, &len, &bootInfo->bootConfig) && len == NVCAP_LEN * 2) {␊
956␉␉uint8_t␉new_NVCAP[NVCAP_LEN];␊
957 ␊
958␉␉if (hex2bin(value, new_NVCAP, NVCAP_LEN) == 0) {␊
959␉␉␉verbose("Using user supplied NVCAP for %s :: %s\n", model, devicepath);␊
960␉␉␉memcpy(default_NVCAP, new_NVCAP, NVCAP_LEN);␊
961␉␉}␊
962␉}␊
963␊
964 #if 1 //DEBUG_NVCAP␊
965 verbose("NVCAP: %02x%02x%02x%02x-%02x%02x%02x%02x-%02x%02x%02x%02x-%02x%02x%02x%02x-%02x%02x%02x%02x\n",␊
966␉␉default_NVCAP[0], default_NVCAP[1], default_NVCAP[2], default_NVCAP[3],␊
967␉␉default_NVCAP[4], default_NVCAP[5], default_NVCAP[6], default_NVCAP[7],␊
968␉␉default_NVCAP[8], default_NVCAP[9], default_NVCAP[10], default_NVCAP[11],␊
969␉␉default_NVCAP[12], default_NVCAP[13], default_NVCAP[14], default_NVCAP[15],␊
970␉␉default_NVCAP[16], default_NVCAP[17], default_NVCAP[18], default_NVCAP[19]);␊
971#endif␊
972 ␊
973␉␊
974␉devprop_add_nvidia_template(device);␊
975␉devprop_add_value(device, "NVCAP", default_NVCAP, NVCAP_LEN);␊
976␉devprop_add_value(device, "NVPM", default_NVPM, NVPM_LEN);␊
977␉devprop_add_value(device, "VRAM,totalsize", (uint8_t*)&videoRam, 4);␊
978␉devprop_add_value(device, "model", (uint8_t*)model, strlen(model) + 1);␊
979␉devprop_add_value(device, "rom-revision", (uint8_t*)biosVersion, strlen(biosVersion) + 1);␊
980␉␊
981␉devprop_add_value(device, "@0,display-cfg", display_cfg_0, 4);␊
982␉devprop_add_value(device, "@1,display-cfg", display_cfg_1, 4);␊
983␉␊
984␉␊
985␉if (getBoolForKey(kVBIOS, &doit, &bootInfo->bootConfig) && doit) {␊
986␉␉devprop_add_value(device, "vbios", rom, (nvBiosOveride > 0) ? nvBiosOveride : (rom[2] * 512));␊
987␉}␊
988␊
989␉stringdata = malloc(sizeof(uint8_t) * string->length);␊
990␉memcpy(stringdata, (uint8_t*)devprop_generate_string(string), string->length);␊
991␉stringlength = string->length;␊
992␊
993␉return true;␊
994}␊
995

Archive Download this file

Revision: 689