Chameleon

Chameleon Svn Source Tree

Root/branches/chucko/i386/libsaio/pci.c

1/*
2 *
3 * Copyright 2008 by Islam M. Ahmed Zaid. All rights reserved.
4 *
5 */
6
7#include "libsaio.h"
8#include "bootstruct.h"
9#include "pci.h"
10#include "pci_root.h"
11
12#ifndef DEBUG_PCI
13#define DEBUG_PCI 0
14#endif
15
16#if DEBUG_PCI
17#define DBG(x...)printf(x)
18#else
19#define DBG(x...)
20#endif
21
22pci_dt_t*root_pci_dev;
23
24
25uint8_t pci_config_read8(uint32_t pci_addr, uint8_t reg)
26{
27pci_addr |= reg & ~3;
28outl(PCI_ADDR_REG, pci_addr);
29return inb(PCI_DATA_REG + (reg & 3));
30}
31
32uint16_t pci_config_read16(uint32_t pci_addr, uint8_t reg)
33{
34pci_addr |= reg & ~3;
35outl(PCI_ADDR_REG, pci_addr);
36return inw(PCI_DATA_REG + (reg & 2));
37}
38
39uint32_t pci_config_read32(uint32_t pci_addr, uint8_t reg)
40{
41pci_addr |= reg & ~3;
42outl(PCI_ADDR_REG, pci_addr);
43return inl(PCI_DATA_REG);
44}
45
46void pci_config_write8(uint32_t pci_addr, uint8_t reg, uint8_t data)
47{
48pci_addr |= reg & ~3;
49outl(PCI_ADDR_REG, pci_addr);
50outb(PCI_DATA_REG + (reg & 3), data);
51}
52
53void pci_config_write16(uint32_t pci_addr, uint8_t reg, uint16_t data)
54{
55pci_addr |= reg & ~3;
56outl(PCI_ADDR_REG, pci_addr);
57outw(PCI_DATA_REG + (reg & 2), data);
58}
59
60void pci_config_write32(uint32_t pci_addr, uint8_t reg, uint32_t data)
61{
62pci_addr |= reg & ~3;
63outl(PCI_ADDR_REG, pci_addr);
64outl(PCI_DATA_REG, data);
65}
66
67void scan_pci_bus(pci_dt_t *start, uint8_t bus)
68{
69pci_dt_t*new;
70pci_dt_t**current = &start->children;
71uint32_tid;
72uint32_tpci_addr;
73uint8_tdev = 0;
74uint8_tfunc = 0;
75uint8_tsecondary_bus;
76uint8_theader_type;
77
78for (dev = 0; dev < 32; dev++) {
79for (func = 0; func < 8; func++) {
80pci_addr = PCIADDR(bus, dev, func);
81id = pci_config_read32(pci_addr, PCI_VENDOR_ID);
82if (!id || id == 0xfffffffful) {
83continue;
84}
85new = (pci_dt_t*)malloc(sizeof(pci_dt_t));
86if (!new) {
87continue;
88}
89bzero(new, sizeof(pci_dt_t));
90
91new->dev.addr= pci_addr;
92new->vendor_id= id & 0xffff;
93new->device_id= (id >> 16) & 0xffff;
94new->progif= pci_config_read8(pci_addr, PCI_CLASS_PROG);
95new->revision_id= pci_config_read8(pci_addr, PCI_CLASS_REVISION);
96new->subsys_id.subsys_id= pci_config_read32(pci_addr, PCI_SUBSYSTEM_VENDOR_ID);
97new->class_id= pci_config_read16(pci_addr, PCI_CLASS_DEVICE);
98//new->subclass_id= pci_config_read16(pci_addr, PCI_SUBCLASS_DEVICE);
99new->parent= start;
100
101header_type = pci_config_read8(pci_addr, PCI_HEADER_TYPE);
102switch (header_type & 0x7f) {
103case PCI_HEADER_TYPE_BRIDGE:
104case PCI_HEADER_TYPE_CARDBUS:
105secondary_bus = pci_config_read8(pci_addr, PCI_SECONDARY_BUS);
106if (secondary_bus != 0) {
107scan_pci_bus(new, secondary_bus);
108}
109break;
110default:
111break;
112}
113*current = new;
114current = &new->next;
115
116if ((func == 0) && ((header_type & 0x80) == 0)) {
117break;
118}
119}
120}
121}
122
123void enable_pci_devs(void)
124{
125uint16_t id;
126uint32_t rcba, *fd;
127
128id = pci_config_read16(PCIADDR(0, 0x00, 0), 0x00);
129/* make sure we're on Intel chipset */
130if (id != 0x8086)
131{
132return;
133}
134rcba = pci_config_read32(PCIADDR(0, 0x1f, 0), 0xf0) & ~1; //this is LPC host
135fd = (uint32_t *)(rcba + 0x3418);
136/* set SMBus Disable (SD) to 0 */
137*fd &= ~0x8;
138/* and all devices? */
139//*fd = 0x1;
140}
141
142
143void build_pci_dt(void)
144{
145root_pci_dev = malloc(sizeof(pci_dt_t));
146
147if (!root_pci_dev) {
148return;
149}
150
151bzero(root_pci_dev, sizeof(pci_dt_t));
152enable_pci_devs();
153scan_pci_bus(root_pci_dev, 0);
154
155#if DEBUG_PCI
156dump_pci_dt(root_pci_dev->children);
157pause();
158#endif
159}
160
161static char dev_path[256];
162char *get_pci_dev_path(pci_dt_t *pci_dt)
163{
164pci_dt_t*current;
165pci_dt_t*end;
166int dev_path_len = 0;
167
168dev_path[0] = 0;
169end = root_pci_dev;
170
171int uid = getPciRootUID();
172while (end != pci_dt)
173{
174current = pci_dt;
175while (current->parent != end)
176current = current->parent;
177end = current;
178if (current->parent == root_pci_dev) {
179dev_path_len +=
180snprintf(dev_path + dev_path_len, sizeof(dev_path) - dev_path_len, "PciRoot(0x%x)/Pci(0x%x,0x%x)", uid,
181current->dev.bits.dev, current->dev.bits.func);
182} else {
183dev_path_len +=
184snprintf(dev_path + dev_path_len, sizeof(dev_path) - dev_path_len, "/Pci(0x%x,0x%x)",
185current->dev.bits.dev, current->dev.bits.func);
186}
187
188}
189return dev_path;
190}
191
192void dump_pci_dt(pci_dt_t *pci_dt)
193{
194pci_dt_t*current;
195
196current = pci_dt;
197while (current) {
198printf("%02x:%02x.%x [%04x%02x] [%04x:%04x] (subsys [%04x:%04x]):: %s\n",
199current->dev.bits.bus, current->dev.bits.dev, current->dev.bits.func,
200current->class_id, 0 /* FIXME: what should this be? */,
201current->vendor_id, current->device_id,
202current->subsys_id.subsys.vendor_id, current->subsys_id.subsys.device_id,
203get_pci_dev_path(current));
204dump_pci_dt(current->children);
205current = current->next;
206}
207}
208

Archive Download this file

Revision: HEAD