Chameleon Applications

Chameleon Applications Svn Source Tree

Root/branches/iFabio/Chameleon/i386/modules/NVIDIAGraphicsEnabler/nvidia.c

Source at commit 307 created 12 years 10 months ago.
By ifabio, merge changes from trunk (929). Also merge the module changes from Azimutz branche (fix compile error) Also edited the info.plist into AHCIPortInjector.kext: http://forum.voodooprojects.org/index.php/topic,1170.0.html
1/*␊
2 * NVidia injector␊
3 *␊
4 * Copyright (C) 2009 Jasmin Fazlic, iNDi␊
5 *␊
6 * NVidia injector is free software: you can redistribute it and/or modify␊
7 * it under the terms of the GNU General Public License as published by␊
8 * the Free Software Foundation, either version 3 of the License, or␊
9 * (at your option) any later version.␊
10 *␊
11 * NVidia driver and injector is distributed in the hope that it will be useful,␊
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of␊
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the␊
14 * GNU General Public License for more details.␊
15 *␊
16 * You should have received a copy of the GNU General Public License␊
17 * along with NVidia injector. If not, see <http://www.gnu.org/licenses/>.␊
18 */ ␊
19/*␊
20 * Alternatively you can choose to comply with APSL␊
21 */␊
22 ␊
23 ␊
24/*␊
25 * DCB-Table parsing is based on software (nouveau driver) originally distributed under following license:␊
26 *␊
27 *␊
28 * Copyright 2005-2006 Erik Waling␊
29 * Copyright 2006 Stephane Marchesin␊
30 * Copyright 2007-2009 Stuart Bennett␊
31 *␊
32 * Permission is hereby granted, free of charge, to any person obtaining a␊
33 * copy of this software and associated documentation files (the "Software"),␊
34 * to deal in the Software without restriction, including without limitation␊
35 * the rights to use, copy, modify, merge, publish, distribute, sublicense,␊
36 * and/or sell copies of the Software, and to permit persons to whom the␊
37 * Software is furnished to do so, subject to the following conditions:␊
38 *␊
39 * The above copyright notice and this permission notice shall be included in␊
40 * all copies or substantial portions of the Software.␊
41 *␊
42 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR␊
43 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,␊
44 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL␊
45 * THE AUTHORS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,␊
46 * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF␊
47 * OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE␊
48 * SOFTWARE.␊
49 */␊
50␊
51#include "libsa.h"␊
52#include "saio_internal.h"␊
53␊
54#include "bootstruct.h"␊
55#include "pci.h"␊
56#include "platform.h"␊
57#include "device_inject.h"␊
58#include "nvidia.h"␊
59␊
60#ifndef DEBUG_NVIDIA␊
61#define DEBUG_NVIDIA 0␊
62#endif␊
63␊
64#if DEBUG_NVIDIA␊
65#define DBG(x...)␉printf(x)␊
66#else␊
67#define DBG(x...)␊
68#endif␊
69␊
70#define kUseNvidiaROM␉␉"UseNvidiaROM"␊
71#define kVBIOS␉␉␉␉"VBIOS"␊
72␊
73#define NVIDIA_ROM_SIZE 0x10000␊
74#define PATCH_ROM_SUCCESS 1␊
75#define PATCH_ROM_SUCCESS_HAS_LVDS 2␊
76#define PATCH_ROM_FAILED 0␊
77#define MAX_NUM_DCB_ENTRIES 16␊
78␊
79#define TYPE_GROUPED 0xff␊
80␊
81extern uint32_t devices_number;␊
82␊
83const char *nvidia_compatible_0[]␉=␉{ "@0,compatible",␉"NVDA,NVMac" };␊
84const char *nvidia_compatible_1[]␉=␉{ "@1,compatible",␉"NVDA,NVMac" };␊
85const char *nvidia_device_type_0[]␉=␉{ "@0,device_type",␉"display" };␊
86const char *nvidia_device_type_1[]␉=␉{ "@1,device_type",␉"display" };␊
87const char *nvidia_device_type[]␉=␉{ "device_type",␉"NVDA,Parent" };␊
88const char *nvidia_name_0[]␉␉=␉{ "@0,name",␉␉"NVDA,Display-A" };␊
89const char *nvidia_name_1[]␉␉=␉{ "@1,name",␉␉"NVDA,Display-B" };␊
90const char *nvidia_slot_name[]␉␉=␉{ "AAPL,slot-name",␉"Slot-1" };␊
91␊
92static uint8_t default_NVCAP[]= {␊
93␉0x04, 0x00, 0x00, 0x00, 0x00, 0x00, 0x0d, 0x00,␊
94␉0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x0a,␊
95␉0x00, 0x00, 0x00, 0x00␊
96};␊
97␊
98#define NVCAP_LEN ( sizeof(default_NVCAP) / sizeof(uint8_t) )␊
99␊
100static struct nv_chipsets_t NVKnownChipsets[] = {␊
101␉{ 0x00000000, "Unknown" },␊
102␉{ 0x10DE0040, "GeForce 6800 Ultra" },␊
103␉{ 0x10DE0041, "GeForce 6800" },␊
104␉{ 0x10DE0042, "GeForce 6800 LE" },␊
105␉{ 0x10DE0043, "GeForce 6800 XE" },␊
106␉{ 0x10DE0044, "GeForce 6800 XT" },␊
107␉{ 0x10DE0045, "GeForce 6800 GT" },␊
108␉{ 0x10DE0046, "GeForce 6800 GT" },␊
109␉{ 0x10DE0047, "GeForce 6800 GS" },␊
110␉{ 0x10DE0048, "GeForce 6800 XT" },␊
111␉{ 0x10DE004E, "Quadro FX 4000" },␊
112␉{ 0x10DE0090, "GeForce 7800 GTX" },␊
113␉{ 0x10DE0091, "GeForce 7800 GTX" },␊
114␉{ 0x10DE0092, "GeForce 7800 GT" },␊
115␉{ 0x10DE0093, "GeForce 7800 GS" },␊
116␉{ 0x10DE0095, "GeForce 7800 SLI" },␊
117␉{ 0x10DE0098, "GeForce Go 7800" },␊
118␉{ 0x10DE0099, "GeForce Go 7800 GTX" },␊
119␉{ 0x10DE009D, "Quadro FX 4500" },␊
120␉{ 0x10DE00C0, "GeForce 6800 GS" },␊
121␉{ 0x10DE00C1, "GeForce 6800" },␊
122␉{ 0x10DE00C2, "GeForce 6800 LE" },␊
123␉{ 0x10DE00C3, "GeForce 6800 XT" },␊
124␉{ 0x10DE00C8, "GeForce Go 6800" },␊
125␉{ 0x10DE00C9, "GeForce Go 6800 Ultra" },␊
126␉{ 0x10DE00CC, "Quadro FX Go1400" },␊
127␉{ 0x10DE00CD, "Quadro FX 3450/4000 SDI" },␊
128␉{ 0x10DE00CE, "Quadro FX 1400" },␊
129␉{ 0x10DE0140, "GeForce 6600 GT" },␊
130␉{ 0x10DE0141, "GeForce 6600" },␊
131␉{ 0x10DE0142, "GeForce 6600 LE" },␊
132␉{ 0x10DE0143, "GeForce 6600 VE" },␊
133␉{ 0x10DE0144, "GeForce Go 6600" },␊
134␉{ 0x10DE0145, "GeForce 6610 XL" },␊
135␉{ 0x10DE0146, "GeForce Go 6600 TE/6200 TE" },␊
136␉{ 0x10DE0147, "GeForce 6700 XL" },␊
137␉{ 0x10DE0148, "GeForce Go 6600" },␊
138␉{ 0x10DE0149, "GeForce Go 6600 GT" },␊
139␉{ 0x10DE014C, "Quadro FX 550" },␊
140␉{ 0x10DE014D, "Quadro FX 550" },␊
141␉{ 0x10DE014E, "Quadro FX 540" },␊
142␉{ 0x10DE014F, "GeForce 6200" },␊
143␉{ 0x10DE0160, "GeForce 6500" },␊
144␉{ 0x10DE0161, "GeForce 6200 TurboCache(TM)" },␊
145␉{ 0x10DE0162, "GeForce 6200SE TurboCache(TM)" },␊
146␉{ 0x10DE0163, "GeForce 6200 LE" },␊
147␉{ 0x10DE0164, "GeForce Go 6200" },␊
148␉{ 0x10DE0165, "Quadro NVS 285" },␊
149␉{ 0x10DE0166, "GeForce Go 6400" },␊
150␉{ 0x10DE0167, "GeForce Go 6200" },␊
151␉{ 0x10DE0168, "GeForce Go 6400" },␊
152␉{ 0x10DE0169, "GeForce 6250" },␊
153␉{ 0x10DE016A, "GeForce 7100 GS" },␊
154␉{ 0x10DE0191, "GeForce 8800 GTX" },␊
155␉{ 0x10DE0193, "GeForce 8800 GTS" },␊
156␉{ 0x10DE0194, "GeForce 8800 Ultra" },␊
157␉{ 0x10DE019D, "Quadro FX 5600" },␊
158␉{ 0x10DE019E, "Quadro FX 4600" },␊
159␉{ 0x10DE01D1, "GeForce 7300 LE" },␊
160␉{ 0x10DE01D3, "GeForce 7300 SE" },␊
161␉{ 0x10DE01D6, "GeForce Go 7200" },␊
162␉{ 0x10DE01D7, "GeForce Go 7300" },␊
163␉{ 0x10DE01D8, "GeForce Go 7400" },␊
164␉{ 0x10DE01D9, "GeForce Go 7400 GS" },␊
165␉{ 0x10DE01DA, "Quadro NVS 110M" },␊
166␉{ 0x10DE01DB, "Quadro NVS 120M" },␊
167␉{ 0x10DE01DC, "Quadro FX 350M" },␊
168␉{ 0x10DE01DD, "GeForce 7500 LE" },␊
169␉{ 0x10DE01DE, "Quadro FX 350" },␊
170␉{ 0x10DE01DF, "GeForce 7300 GS" },␊
171␉{ 0x10DE0211, "GeForce 6800" },␊
172␉{ 0x10DE0212, "GeForce 6800 LE" },␊
173␉{ 0x10DE0215, "GeForce 6800 GT" },␊
174␉{ 0x10DE0218, "GeForce 6800 XT" },␊
175␉{ 0x10DE0221, "GeForce 6200" },␊
176␉{ 0x10DE0222, "GeForce 6200 A-LE" },␊
177␉{ 0x10DE0240, "GeForce 6150" },␊
178␉{ 0x10DE0241, "GeForce 6150 LE" },␊
179␉{ 0x10DE0242, "GeForce 6100" },␊
180␉{ 0x10DE0244, "GeForce Go 6150" },␊
181␉{ 0x10DE0247, "GeForce Go 6100" },␊
182␉{ 0x10DE0290, "GeForce 7900 GTX" },␊
183␉{ 0x10DE0291, "GeForce 7900 GT" },␊
184␉{ 0x10DE0292, "GeForce 7900 GS" },␊
185␉{ 0x10DE0298, "GeForce Go 7900 GS" },␊
186␉{ 0x10DE0299, "GeForce Go 7900 GTX" },␊
187␉{ 0x10DE029A, "Quadro FX 2500M" },␊
188␉{ 0x10DE029B, "Quadro FX 1500M" },␊
189␉{ 0x10DE029C, "Quadro FX 5500" },␊
190␉{ 0x10DE029D, "Quadro FX 3500" },␊
191␉{ 0x10DE029E, "Quadro FX 1500" },␊
192␉{ 0x10DE029F, "Quadro FX 4500 X2" },␊
193␉{ 0x10DE0301, "GeForce FX 5800 Ultra" },␊
194␉{ 0x10DE0302, "GeForce FX 5800" },␊
195␉{ 0x10DE0308, "Quadro FX 2000" },␊
196␉{ 0x10DE0309, "Quadro FX 1000" },␊
197␉{ 0x10DE0311, "GeForce FX 5600 Ultra" },␊
198␉{ 0x10DE0312, "GeForce FX 5600" },␊
199␉{ 0x10DE0314, "GeForce FX 5600XT" },␊
200␉{ 0x10DE031A, "GeForce FX Go5600" },␊
201␉{ 0x10DE031B, "GeForce FX Go5650" },␊
202␉{ 0x10DE031C, "Quadro FX Go700" },␊
203␉{ 0x10DE0324, "GeForce FX Go5200" },␊
204␉{ 0x10DE0325, "GeForce FX Go5250" },␊
205␉{ 0x10DE0326, "GeForce FX 5500" },␊
206␉{ 0x10DE0328, "GeForce FX Go5200 32M/64M" },␊
207␉{ 0x10DE032A, "Quadro NVS 55/280 PCI" },␊
208␉{ 0x10DE032B, "Quadro FX 500/600 PCI" },␊
209␉{ 0x10DE032C, "GeForce FX Go53xx Series" },␊
210␉{ 0x10DE032D, "GeForce FX Go5100" },␊
211␉{ 0x10DE0330, "GeForce FX 5900 Ultra" },␊
212␉{ 0x10DE0331, "GeForce FX 5900" },␊
213␉{ 0x10DE0332, "GeForce FX 5900XT" },␊
214␉{ 0x10DE0333, "GeForce FX 5950 Ultra" },␊
215␉{ 0x10DE0334, "GeForce FX 5900ZT" },␊
216␉{ 0x10DE0338, "Quadro FX 3000" },␊
217␉{ 0x10DE033F, "Quadro FX 700" },␊
218␉{ 0x10DE0341, "GeForce FX 5700 Ultra" },␊
219␉{ 0x10DE0342, "GeForce FX 5700" },␊
220␉{ 0x10DE0343, "GeForce FX 5700LE" },␊
221␉{ 0x10DE0344, "GeForce FX 5700VE" },␊
222␉{ 0x10DE0347, "GeForce FX Go5700" },␊
223␉{ 0x10DE0348, "GeForce FX Go5700" },␊
224␉{ 0x10DE034C, "Quadro FX Go1000" },␊
225␉{ 0x10DE034E, "Quadro FX 1100" },␊
226␉{ 0x10DE0391, "GeForce 7600 GT" },␊
227␉{ 0x10DE0392, "GeForce 7600 GS" },␊
228␉{ 0x10DE0393, "GeForce 7300 GT" },␊
229␉{ 0x10DE0394, "GeForce 7600 LE" },␊
230␉{ 0x10DE0395, "GeForce 7300 GT" },␊
231␉{ 0x10DE0397, "GeForce Go 7700" },␊
232␉{ 0x10DE0398, "GeForce Go 7600" },␊
233␉{ 0x10DE0399, "GeForce Go 7600 GT"},␊
234␉{ 0x10DE039A, "Quadro NVS 300M" },␊
235␉{ 0x10DE039B, "GeForce Go 7900 SE" },␊
236␉{ 0x10DE039C, "Quadro FX 550M" },␊
237␉{ 0x10DE039E, "Quadro FX 560" },␊
238␉{ 0x10DE0400, "GeForce 8600 GTS" },␊
239␉{ 0x10DE0401, "GeForce 8600 GT" },␊
240␉{ 0x10DE0402, "GeForce 8600 GT" },␊
241␉{ 0x10DE0403, "GeForce 8600 GS" },␊
242␉{ 0x10DE0404, "GeForce 8400 GS" },␊
243␉{ 0x10DE0405, "GeForce 9500M GS" },␊
244␉{ 0x10DE0407, "GeForce 8600M GT" },␊
245␉{ 0x10DE0408, "GeForce 9650M GS" },␊
246␉{ 0x10DE0409, "GeForce 8700M GT" },␊
247␉{ 0x10DE040A, "Quadro FX 370" },␊
248␉{ 0x10DE040B, "Quadro NVS 320M" }, //Azi: 320M␊
249␉{ 0x10DE040C, "Quadro FX 570M" },␊
250␉{ 0x10DE040D, "Quadro FX 1600M" },␊
251␉{ 0x10DE040E, "Quadro FX 570" },␊
252␉{ 0x10DE040F, "Quadro FX 1700" },␊
253␉{ 0x10DE0420, "GeForce 8400 SE" },␊
254␉{ 0x10DE0421, "GeForce 8500 GT" },␊
255␉{ 0x10DE0422, "GeForce 8400 GS" },␊
256␉{ 0x10DE0423, "GeForce 8300 GS" },␊
257␉{ 0x10DE0424, "GeForce 8400 GS" },␊
258␉{ 0x10DE0425, "GeForce 8600M GS" },␊
259␉{ 0x10DE0426, "GeForce 8400M GT" },␊
260␉{ 0x10DE0427, "GeForce 8400M GS" },␊
261␉{ 0x10DE0428, "GeForce 8400M G" },␊
262␉{ 0x10DE0429, "Quadro NVS 140M" },␊
263␉{ 0x10DE042A, "Quadro NVS 130M" },␊
264␉{ 0x10DE042B, "Quadro NVS 135M" },␊
265␉{ 0x10DE042C, "GeForce 9400 GT" },␊
266␉{ 0x10DE042D, "Quadro FX 360M" },␊
267␉{ 0x10DE042E, "GeForce 9300M G" },␊
268␉{ 0x10DE042F, "Quadro NVS 290" },␊
269␉{ 0x10DE05E0, "GeForce GTX 295" },␊
270␉{ 0x10DE05E1, "GeForce GTX 280" },␊
271␉{ 0x10DE05E2, "GeForce GTX 260" },␊
272␉{ 0x10DE05E3, "GeForce GTX 285" },␊
273␉{ 0x10DE05E6, "GeForce GTX 275" },␊
274␉{ 0x10DE05EA, "GeForce GTX 260" },␊
275␉{ 0x10DE05EB, "GeForce GTX 295" },␊
276␉{ 0x10DE05F9, "Quadro CX" },␊
277␉{ 0x10DE05FD, "Quadro FX 5800" },␊
278␉{ 0x10DE05FE, "Quadro FX 4800" },␊
279␉{ 0x10DE0600, "GeForce 8800 GTS 512" },␊
280␉{ 0x10DE0602, "GeForce 8800 GT" },␊
281␉{ 0x10DE0604, "GeForce 9800 GX2" },␊
282␉{ 0x10DE0605, "GeForce 9800 GT" },␊
283␉{ 0x10DE0606, "GeForce 8800 GS" },␊
284␉{ 0x10DE0607, "GeForce GTS 240" },␊
285␉{ 0x10DE0608, "GeForce 9800M GTX" },␊
286␉{ 0x10DE0609, "GeForce 8800M GTS" },␊
287␉{ 0x10DE060A, "GeForce GTX 280M" },␊
288␉{ 0x10DE060B, "GeForce 9800M GT" },␊
289␉{ 0x10DE060C, "GeForce 8800M GTX" },␊
290␉{ 0x10DE060D, "GeForce 8800 GS" },␊
291␉{ 0x10DE0610, "GeForce 9600 GSO" },␊
292␉{ 0x10DE0611, "GeForce 8800 GT" },␊
293␉{ 0x10DE0612, "GeForce 9800 GTX" },␊
294␉{ 0x10DE0613, "GeForce 9800 GTX+" },␊
295␉{ 0x10DE0614, "GeForce 9800 GT" },␊
296␉{ 0x10DE0615, "GeForce GTS 250" },␊
297␉{ 0x10DE0617, "GeForce 9800M GTX" },␊
298␉{ 0x10DE0618, "GeForce GTX 260M" }, ␊
299␉{ 0x10DE061A, "Quadro FX 3700" },␊
300␉{ 0x10DE061C, "Quadro FX 3600M" },␊
301␉{ 0x10DE061D, "Quadro FX 2800M" },␊
302␉{ 0x10DE061F, "Quadro FX 3800M" },␊
303␉{ 0x10DE0622, "GeForce 9600 GT" },␊
304␉{ 0x10DE0623, "GeForce 9600 GS" },␊
305␉{ 0x10DE0625, "GeForce 9600 GSO 512"},␊
306␉{ 0x10DE0626, "GeForce GT 130" },␊
307␉{ 0x10DE0627, "GeForce GT 140" },␊
308␉{ 0x10DE0628, "GeForce 9800M GTS" },␊
309␉{ 0x10DE062A, "GeForce 9700M GTS" },␊
310␉{ 0x10DE062C, "GeForce 9800M GTS" },␊
311␉{ 0x10DE0640, "GeForce 9500 GT" },␊
312␉{ 0x10DE0641, "GeForce 9400 GT" },␊
313␉{ 0x10DE0642, "GeForce 8400 GS" },␊
314␉{ 0x10DE0643, "GeForce 9500 GT" },␊
315␉{ 0x10DE0644, "GeForce 9500 GS" },␊
316␉{ 0x10DE0645, "GeForce 9500 GS" },␊
317␉{ 0x10DE0646, "GeForce GT 120" },␊
318␉{ 0x10DE0647, "GeForce 9600M GT" },␊
319␉{ 0x10DE0648, "GeForce 9600M GS" },␊
320␉{ 0x10DE0649, "GeForce 9600M GT" },␊
321␉{ 0x10DE064A, "GeForce 9700M GT" },␊
322␉{ 0x10DE064B, "GeForce 9500M G" },␊
323␉{ 0x10DE064C, "GeForce 9650M GT" },␊
324␉{ 0x10DE0652, "GeForce GT 130M" },␊
325␉{ 0x10DE0658, "Quadro FX 380" },␊
326␉{ 0x10DE0659, "Quadro FX 580" },␊
327␉{ 0x10DE065A, "Quadro FX 1700M" },␊
328␉{ 0x10DE065B, "GeForce 9400 GT" },␊
329␉{ 0x10DE065C, "Quadro FX 770M" },␊
330␉{ 0x10DE06E0, "GeForce 9300 GE" },␊
331␉{ 0x10DE06E1, "GeForce 9300 GS" },␊
332␉{ 0x10DE06E4, "GeForce 8400 GS" },␊
333␉{ 0x10DE06E5, "GeForce 9300M GS" },␊
334␉{ 0x10DE06E8, "GeForce 9200M GS" },␊
335␉{ 0x10DE06E9, "GeForce 9300M GS" },␊
336␉{ 0x10DE06EA, "Quadro NVS 150M" },␊
337␉{ 0x10DE06EB, "Quadro NVS 160M" },␊
338␉{ 0x10DE06EC, "GeForce G 105M" },␊
339␉{ 0x10DE06EF, "GeForce G 103M" },␊
340␉{ 0x10DE06F8, "Quadro NVS 420" },␊
341␉{ 0x10DE06F9, "Quadro FX 370 LP" },␊
342␉{ 0x10DE06FA, "Quadro NVS 450" },␊
343␉{ 0x10DE06FD, "Quadro NVS 295" },␊
344␉{ 0x10DE086A, "GeForce 9400" },␊
345␉{ 0x10DE0874, "ION 9300M" },␉␊
346␉{ 0x10DE086C, "GeForce 9300/nForce 730i" },␊
347␉{ 0x10DE087D, "ION 9400M" },␊
348␉{ 0x10DE087E, "ION LE" },␊
349␉{ 0x10DE0A20, "GeForce GT220" },␊
350␉{ 0x10DE0A23, "GeForce 210" },␊
351␉{ 0x10DE0A28, "GeForce GT 230M" },␊
352␉{ 0x10DE0A29, "GeForce GT 330M" },␊
353␉{ 0x10DE0A2A, "GeForce GT 230M" },␊
354␉{ 0x10DE0A34, "GeForce GT 240M" },␊
355␉{ 0x10DE0A60, "GeForce G210" },␊
356␉{ 0x10DE0A62, "GeForce 205" },␊
357␉{ 0x10DE0A63, "GeForce 310" },␊
358␉{ 0x10DE0A65, "GeForce 210" },␊
359␉{ 0x10DE0A66, "GeForce 310" },␊
360␉{ 0x10DE0A74, "GeForce G210M" },␊
361␉{ 0x10DE0A75, "GeForce G310M" },␊
362␉{ 0x10DE0A78, "Quadro FX 380 LP" },␊
363␉{ 0x10DE0CA3, "GeForce GT 240" },␊
364␉{ 0x10DE0CA8, "GeForce GTS 260M" },␊
365␉{ 0x10DE0CA9, "GeForce GTS 250M" },␊
366␉{ 0x10DE0CB1, "GeForce GTS 360M" },␊
367␉{ 0x10DE0CA3, "GeForce GT240" },␊
368␉␊
369␉// 06C0 - 06DFF␊
370␉{ 0x10DE06C0, "GeForce GTX 480" },␊
371␉{ 0x10DE06C3, "GeForce GTX D12U" },␊
372␉{ 0x10DE06C4, "GeForce GTX 465" },␊
373␉{ 0x10DE06CA, "GeForce GTX 480M" },␊
374␉{ 0x10DE06CD, "GeForce GTX 470" },␊
375␉{ 0x10DE06D1, "Tesla C2050" },␉// TODO: sub-device id: 0x0771␊
376␉{ 0x10DE06D1, "Tesla C2070" },␉// TODO: sub-device id: 0x0772␊
377␉{ 0x10DE06D2, "Tesla M2070" },␊
378␉{ 0x10DE06D8, "Quadro 6000" },␊
379␉{ 0x10DE06D9, "Quadro 5000" },␊
380␉{ 0x10DE06DA, "Quadro 5000M" },␊
381␉{ 0x10DE06DC, "Quadro 6000" },␊
382␉{ 0x10DE06DE, "Tesla M2050" },␉// TODO: sub-device id: 0x0846␊
383␉{ 0x10DE06DE, "Tesla M2070" },␉// TODO: sub-device id: ?␊
384␉// 0x10DE06DE also applies to misc S2050, X2070, M2050, M2070␊
385␉{ 0x10DE06DD, "Quadro 4000" },␊
386␉␊
387␉// 0DC0 - 0DFF␊
388␉{ 0x10DE0DC0, "GeForce GT 440" },␊
389␉{ 0x10DE0DC1, "D12-P1-35" },␊
390␉{ 0x10DE0DC2, "D12-P1-35" },␊
391␉{ 0x10DE0DC4, "GeForce GTS 450" },␊
392␉{ 0x10DE0DC5, "GeForce GTS 450" },␊
393␉{ 0x10DE0DC6, "GeForce GTS 450" },␊
394␉{ 0x10DE0DCA, "GF10x" },␊
395␉{ 0x10DE0DD1, "GeForce GTX 460M" },␊
396␉{ 0x10DE0DD2, "GeForce GT 445M" },␊
397␉{ 0x10DE0DD3, "GeForce GT 435M" },␊
398␉{ 0x10DE0DD8, "Quadro 2000" },␊
399␉{ 0x10DE0DDE, "GF106-ES" },␊
400␉{ 0x10DE0DDF, "GF106-INT" },␊
401␉{ 0x10DE0DE1, "GeForce GT 430" },␊
402␉{ 0x10DE0DE2, "GeForce GT 420" },␊
403␉{ 0x10DE0DEB, "GeForce GT 555M" },␊
404␉{ 0x10DE0DEE, "GeForce GT 415M" },␊
405␉{ 0x10DE0DF0, "GeForce GT 425M" }, //Azi: ?? GT 450M␊
406␉{ 0x10DE0DF1, "GeForce GT 420M" },␊
407␉{ 0x10DE0DF2, "GeForce GT 435M" },␊
408␉{ 0x10DE0DF3, "GeForce GT 420M" },␊
409␉{ 0x10DE0DF8, "Quadro 600" },␊
410␉{ 0x10DE0DFE, "GF108 ES" },␊
411␉{ 0x10DE0DFF, "GF108 INT" },␊
412␉␊
413␉// 0E20 - 0E3F␊
414␉{ 0x10DE0E21, "D12U-25" },␊
415␉{ 0x10DE0E22, "GeForce GTX 460" },␊
416␉{ 0x10DE0E23, "GeForce GTX 460 SE" },␊
417␉{ 0x10DE0E24, "GeForce GTX 460" },␊
418␉{ 0x10DE0E25, "D12U-50" },␊
419␉{ 0x10DE0E30, "GeForce GTX 470M" },␊
420␉{ 0x10DE0E38, "GF104GL" },␊
421␉{ 0x10DE0E3E, "GF104-ES" },␊
422␉{ 0x10DE0E3F, "GF104-INT" },␊
423␉␊
424␉// 0EE0 - 0EFF: none yet␊
425␉// 0F00 - 0F3F: none yet␊
426␉// 1040 - 107F: none yet␊
427␉␊
428␉// 1080 - 109F␊
429␉{ 0x10DE1080, "GeForce GTX 580" },␊
430␉{ 0x10DE1081, "D13U" },␊
431␉{ 0x10DE1082, "D13U" },␊
432␉{ 0x10DE1083, "D13U" },␊
433␉{ 0x10DE1098, "D13U" },␊
434␉{ 0x10DE109A, "N12E-Q5" },␊
435};␊
436␊
437static uint16_t swap16(uint16_t x)␊
438{␊
439␉return (((x & 0x00FF) << 8) | ((x & 0xFF00) >> 8));␊
440}␊
441␊
442static uint16_t read16(uint8_t *ptr, uint16_t offset)␊
443{␊
444␉uint8_t ret[2];␊
445␉ret[0] = ptr[offset+1];␊
446␉ret[1] = ptr[offset];␊
447␉return *((uint16_t*)&ret);␊
448}␊
449␊
450#if 0␊
451static uint32_t swap32(uint32_t x)␊
452{␊
453␉return ((x & 0x000000FF) << 24) | ((x & 0x0000FF00) << 8 ) | ((x & 0x00FF0000) >> 8 ) | ((x & 0xFF000000) >> 24);␊
454}␊
455␊
456static uint8_t read8(uint8_t *ptr, uint16_t offset)␊
457{ ␊
458␉return ptr[offset];␊
459}␊
460␊
461static uint32_t read32(uint8_t *ptr, uint16_t offset)␊
462{␊
463␉uint8_t ret[4];␊
464␉ret[0] = ptr[offset+3];␊
465␉ret[1] = ptr[offset+2];␊
466␉ret[2] = ptr[offset+1];␊
467␉ret[3] = ptr[offset];␊
468␉return *((uint32_t*)&ret);␊
469}␊
470#endif␊
471␊
472static int patch_nvidia_rom(uint8_t *rom)␊
473{␊
474␉if (!rom || (rom[0] != 0x55 && rom[1] != 0xaa)) {␊
475␉␉printf("False ROM signature: 0x%02x%02x\n", rom[0], rom[1]);␊
476␉␉return PATCH_ROM_FAILED;␊
477␉}␊
478␉␊
479␉uint16_t dcbptr = swap16(read16(rom, 0x36));␊
480␉if(!dcbptr) {␊
481␉␉printf("no dcb table found\n");␊
482␉␉return PATCH_ROM_FAILED;␊
483␉}/* else␊
484␉ printf("dcb table at offset 0x%04x\n", dcbptr);␊
485␉ */␊
486␉uint8_t *dcbtable = &rom[dcbptr];␊
487␉uint8_t dcbtable_version = dcbtable[0];␊
488␉uint8_t headerlength = 0;␊
489␉uint8_t recordlength = 0;␊
490␉uint8_t numentries = 0;␊
491␉␊
492␉if(dcbtable_version >= 0x20) {␊
493␉␉uint32_t sig;␊
494␉␉␊
495␉␉if(dcbtable_version >= 0x30) {␊
496␉␉␉headerlength = dcbtable[1];␊
497␉␉␉numentries = dcbtable[2];␊
498␉␉␉recordlength = dcbtable[3];␊
499␉␉␉sig = *(uint32_t *)&dcbtable[6];␊
500␉␉} else {␊
501␉␉␉sig = *(uint32_t *)&dcbtable[4];␊
502␉␉␉headerlength = 8;␊
503␉␉}␊
504␉␉if (sig != 0x4edcbdcb) {␊
505␉␉␉printf("bad display config block signature (0x%8x)\n", sig);␊
506␉␉␉return PATCH_ROM_FAILED;␊
507␉␉}␊
508␉} else if (dcbtable_version >= 0x14) { /* some NV15/16, and NV11+ */␊
509␉␉char sig[8] = { 0 };␊
510␉␉␊
511␉␉strncpy(sig, (char *)&dcbtable[-7], 7);␊
512␉␉recordlength = 10;␊
513␉␉if (strcmp(sig, "DEV_REC")) {␊
514␉␉␉printf("Bad Display Configuration Block signature (%s)\n", sig);␊
515␉␉␉return PATCH_ROM_FAILED;␊
516␉␉}␊
517␉} else {␊
518␉␉printf("ERROR: dcbtable_version is 0x%X\n", dcbtable_version);␊
519␉␉return PATCH_ROM_FAILED;␊
520␉}␊
521␉␊
522␉if(numentries >= MAX_NUM_DCB_ENTRIES)␊
523␉␉numentries = MAX_NUM_DCB_ENTRIES;␊
524␉␊
525␉uint8_t num_outputs = 0, i=0;␊
526␉struct dcbentry {␊
527␉␉uint8_t type;␊
528␉␉uint8_t index;␊
529␉␉uint8_t *heads;␊
530␉} entries[numentries];␊
531␉␊
532␉for (i = 0; i < numentries; i++) {␊
533␉␉uint32_t connection;␊
534␉␉connection = *(uint32_t *)&dcbtable[headerlength + recordlength * i];␊
535␉␉/* Should we allow discontinuous DCBs? Certainly DCB I2C tables can be discontinuous */␊
536␉␉if ((connection & 0x0000000f) == 0x0000000f) /* end of records */ ␊
537␉␉␉continue;␊
538␉␉if (connection == 0x00000000) /* seen on an NV11 with DCB v1.5 */ ␊
539␉␉␉continue;␊
540␉␉if ((connection & 0xf) == 0x6) /* we skip type 6 as it doesnt appear on macbook nvcaps */␊
541␉␉␉continue;␊
542␉␉␊
543␉␉entries[num_outputs].type = connection & 0xf;␊
544␉␉entries[num_outputs].index = num_outputs;␊
545␉␉entries[num_outputs++].heads = (uint8_t*)&(dcbtable[(headerlength + recordlength * i) + 1]);␊
546␊
547␉}␊
548␉␊
549␉int has_lvds = false;␊
550␉uint8_t channel1 = 0, channel2 = 0;␊
551␉␊
552␉for(i=0; i<num_outputs; i++) {␊
553␉␉if(entries[i].type == 3) {␊
554␉␉␉has_lvds = true;␊
555␉␉␉//printf("found LVDS\n");␊
556␉␉␉channel1 |= ( 0x1 << entries[i].index);␊
557␉␉␉entries[i].type = TYPE_GROUPED;␊
558␉␉}␊
559␉}␊
560␉// if we have a LVDS output, we group the rest to the second channel␊
561␉if(has_lvds) {␊
562␉␉for(i=0; i<num_outputs; i++) {␊
563␉␉␉if(entries[i].type == TYPE_GROUPED)␊
564␉␉␉␉continue;␊
565␉␉␉channel2 |= ( 0x1 << entries[i].index);␊
566␉␉␉entries[i].type = TYPE_GROUPED;␊
567␉␉}␊
568␉} else {␊
569␉␉//␊
570␉␉int x;␊
571␉␉// we loop twice as we need to generate two channels␊
572␉␉for(x=0; x<=1; x++) {␊
573␉␉␉for(i=0; i<num_outputs; i++) {␊
574␉␉␉␉if(entries[i].type == TYPE_GROUPED)␊
575␉␉␉␉␉continue;␊
576␉␉␉␉// if type is TMDS, the prior output is ANALOG␊
577␉␉␉␉// we always group ANALOG and TMDS␊
578␉␉␉␉// if there is a TV output after TMDS, we group it to that channel as well␊
579␉␉␉␉if(i && entries[i].type == 0x2) {␊
580␉␉␉␉␉switch (x) {␊
581␉␉␉␉␉␉case 0:␊
582␉␉␉␉␉␉␉//printf("group channel 1\n");␊
583␉␉␉␉␉␉␉channel1 |= ( 0x1 << entries[i].index);␊
584␉␉␉␉␉␉␉entries[i].type = TYPE_GROUPED;␊
585␉␉␉␉␉␉␉if((entries[i-1].type == 0x0)) {␊
586␉␉␉␉␉␉␉␉channel1 |= ( 0x1 << entries[i-1].index);␊
587␉␉␉␉␉␉␉␉entries[i-1].type = TYPE_GROUPED;␊
588␉␉␉␉␉␉␉}␊
589␉␉␉␉␉␉␉// group TV as well if there is one␊
590␉␉␉␉␉␉␉if( ((i+1) < num_outputs) && (entries[i+1].type == 0x1) ) {␊
591␉␉␉␉␉␉␉␉//␉printf("group tv1\n");␊
592␉␉␉␉␉␉␉␉channel1 |= ( 0x1 << entries[i+1].index);␊
593␉␉␉␉␉␉␉␉entries[i+1].type = TYPE_GROUPED;␊
594␉␉␉␉␉␉␉}␊
595␉␉␉␉␉␉␉break;␊
596␉␉␉␉␉␉case 1:␊
597␉␉␉␉␉␉␉//printf("group channel 2 : %d\n", i);␊
598␉␉␉␉␉␉␉channel2 |= ( 0x1 << entries[i].index);␊
599␉␉␉␉␉␉␉entries[i].type = TYPE_GROUPED;␊
600␉␉␉␉␉␉␉if((entries[i-1].type == 0x0)) {␊
601␉␉␉␉␉␉␉␉channel2 |= ( 0x1 << entries[i-1].index);␊
602␉␉␉␉␉␉␉␉entries[i-1].type = TYPE_GROUPED;␊
603␉␉␉␉␉␉␉}␊
604␉␉␉␉␉␉␉// group TV as well if there is one␊
605␉␉␉␉␉␉␉if( ((i+1) < num_outputs) && (entries[i+1].type == 0x1) ) {␊
606␉␉␉␉␉␉␉␉//␉printf("group tv2\n");␊
607␉␉␉␉␉␉␉␉channel2 |= ( 0x1 << entries[i+1].index);␊
608␉␉␉␉␉␉␉␉entries[i+1].type = TYPE_GROUPED;␊
609␉␉␉␉␉␉␉}␊
610␉␉␉␉␉␉␉break;␊
611␉␉␉␉␉␉␉␊
612␉␉␉␉␉}␊
613␉␉␉␉␉break;␊
614␉␉␉␉}␊
615␉␉␉}␊
616␉␉}␊
617␉}␊
618␉␊
619␉// if we have left ungrouped outputs merge them to the empty channel␊
620␉uint8_t *togroup;// = (channel1 ? (channel2 ? NULL : &channel2) : &channel1);␊
621␉togroup = &channel2;␊
622␉for(i=0; i<num_outputs;i++)␊
623␉␉if(entries[i].type != TYPE_GROUPED) {␊
624␉␉␉//printf("%d not grouped\n", i);␊
625␉␉␉if(togroup)␊
626␉␉␉␉*togroup |= ( 0x1 << entries[i].index);␊
627␉␉␉entries[i].type = TYPE_GROUPED;␊
628␉␉}␊
629␉␊
630␉if(channel1 > channel2) {␊
631␉␉uint8_t buff = channel1;␊
632␉␉channel1 = channel2;␊
633␉␉channel2 = buff;␊
634␉}␊
635␉␊
636␉default_NVCAP[6] = channel1;␊
637␉default_NVCAP[8] = channel2;␊
638␉␊
639␉// patching HEADS␊
640␉for(i=0; i<num_outputs;i++) {␊
641␉␉if(channel1 & (1 << i))␊
642␉␉␉*entries[i].heads = 1;␊
643␉␉else if(channel2 & (1 << i))␊
644␉␉␉*entries[i].heads = 2;␊
645␉}␊
646␉␊
647␉return (has_lvds ? PATCH_ROM_SUCCESS_HAS_LVDS : PATCH_ROM_SUCCESS);␊
648}␊
649␊
650static char *get_nvidia_model(uint32_t id) {␊
651␉int␉i;␊
652␊
653␉for (i=1; i< (sizeof(NVKnownChipsets) / sizeof(NVKnownChipsets[0])); i++) {␊
654␉␉if (NVKnownChipsets[i].device == id) {␊
655␉␉␉return NVKnownChipsets[i].name;␊
656␉␉}␊
657␉}␊
658␉return NVKnownChipsets[0].name;␊
659}␊
660␊
661static uint32_t load_nvidia_bios_file(const char *filename, uint8_t *buf, int bufsize)␊
662{␊
663␉int␉fd;␊
664␉int␉size;␊
665␊
666␉if ((fd = open_bvdev("bt(0,0)", filename, 0)) < 0) {␊
667␉␉return 0;␊
668␉}␊
669␉size = file_size(fd);␊
670␉if (size > bufsize) {␊
671␉␉printf("Filesize of %s is bigger than expected! Truncating to 0x%x Bytes!\n", filename, bufsize);␊
672␉␉size = bufsize;␊
673␉}␊
674␉size = read(fd, (char *)buf, size);␊
675␉close(fd);␊
676␉return size > 0 ? size : 0;␊
677}␊
678␊
679static int devprop_add_nvidia_template(struct DevPropDevice *device)␊
680{␊
681␉char␉tmp[16]; ␊
682␊
683␉if(!device)␊
684␉␉return 0;␊
685␊
686␉if(!DP_ADD_TEMP_VAL(device, nvidia_compatible_0))␊
687␉␉return 0;␊
688␉if(!DP_ADD_TEMP_VAL(device, nvidia_device_type_0))␊
689␉␉return 0;␊
690␉if(!DP_ADD_TEMP_VAL(device, nvidia_name_0))␊
691␉␉return 0;␊
692␉if(!DP_ADD_TEMP_VAL(device, nvidia_compatible_1))␊
693␉␉return 0;␊
694␉if(!DP_ADD_TEMP_VAL(device, nvidia_device_type_1))␊
695␉␉return 0;␊
696␉if(!DP_ADD_TEMP_VAL(device, nvidia_name_1))␊
697␉␉return 0;␊
698␉if(!DP_ADD_TEMP_VAL(device, nvidia_device_type))␊
699␉␉return 0;␊
700␉// Rek : Dont use sprintf return, it does not WORK !! our custom sprintf() always return 0!␊
701␉// len = sprintf(tmp, "Slot-%x", devices_number);␊
702␉sprintf(tmp, "Slot-%x",devices_number);␊
703␉devprop_add_value(device, "AAPL,slot-name", (uint8_t *) tmp, strlen(tmp));␊
704␉devices_number++;␊
705␊
706␉return 1;␊
707}␊
708␊
709int hex2bin(const char *hex, uint8_t *bin, int len)␊
710{␊
711␉char␉*p;␊
712␉int␉i;␊
713␉char␉buf[3];␊
714␊
715␉if (hex == NULL || bin == NULL || len <= 0 || strlen(hex) != len * 2) {␊
716␉␉printf("[ERROR] bin2hex input error\n");␊
717␉␉return -1;␊
718␉}␊
719␊
720␉buf[2] = '\0';␊
721␉p = (char *) hex;␊
722␉for (i=0; i<len; i++) {␊
723␉␉if (p[0] == '\0' || p[1] == '\0' || !isxdigit(p[0]) || !isxdigit(p[1])) {␊
724␉␉␉printf("[ERROR] bin2hex '%s' syntax error\n", hex);␊
725␉␉␉return -2;␊
726␉␉}␊
727␉␉buf[0] = *p++;␊
728␉␉buf[1] = *p++;␊
729␉␉bin[i] = (unsigned char) strtoul(buf, NULL, 16);␊
730␉}␊
731␉return 0;␊
732}␊
733␊
734unsigned long long mem_detect(volatile uint8_t *regs, uint8_t nvCardType, pci_dt_t *nvda_dev)␊
735{␊
736␉unsigned long long vram_size = 0;␊
737␊
738␉if (nvCardType < NV_ARCH_50) {␊
739␉␉vram_size = REG32(NV04_PFB_FIFO_DATA);␊
740␉␉vram_size &= NV10_PFB_FIFO_DATA_RAM_AMOUNT_MB_MASK;␊
741␉}␊
742␉else if (nvCardType < NV_ARCH_C0) {␊
743␉␉vram_size = REG32(NV04_PFB_FIFO_DATA);␊
744␉␉vram_size |= (vram_size & 0xff) << 32;␊
745␉␉vram_size &= 0xffffffff00ll;␊
746␉}␊
747␉else { // >= NV_ARCH_C0␊
748␉␉vram_size = REG32(NVC0_MEM_CTRLR_RAM_AMOUNT) << 20;␊
749␉␉vram_size *= REG32(NVC0_MEM_CTRLR_COUNT);␊
750␉}␊
751␉␉␊
752␉return vram_size;␊
753}␊
754␊
755bool setup_nvidia_devprop(pci_dt_t *nvda_dev)␊
756{␊
757␉struct DevPropDevice␉␉*device;␊
758␉char␉␉␉␉␉␉*devicepath;␊
759␉option_rom_pci_header_t␉␉*rom_pci_header;␉␊
760␉volatile uint8_t␉*regs;␊
761␉uint8_t␉␉␉␉*rom;␊
762␉uint8_t␉␉␉␉*nvRom;␊
763␉uint8_t␉␉␉␉nvCardType;␊
764␉unsigned long long␉videoRam;␊
765␉uint32_t␉␉␉nvBiosOveride;␊
766␉uint32_t␉␉␉bar[7];␊
767␉uint32_t␉␉␉boot_display;␊
768␉int␉␉␉␉␉nvPatch;␊
769␉int␉␉␉␉␉len;␊
770␉char␉␉␉␉biosVersion[32];␊
771␉char␉␉␉␉nvFilename[32];␊
772␉char␉␉␉␉kNVCAP[12];␊
773␉char␉␉␉␉*model;␊
774␉const char␉␉␉*value;␊
775␉bool␉␉␉␉doit;␊
776␊
777␉devicepath = get_pci_dev_path(nvda_dev);␊
778␉bar[0] = pci_config_read32(nvda_dev->dev.addr, 0x10 );␊
779␉regs = (uint8_t *) (bar[0] & ~0x0f);␊
780␊
781␉// get card type␊
782␉nvCardType = (REG32(0) >> 20) & 0x1ff;␊
783␊
784␉// Amount of VRAM in kilobytes␊
785␉videoRam = mem_detect(regs, nvCardType, nvda_dev);␊
786␉model = get_nvidia_model((nvda_dev->vendor_id << 16) | nvda_dev->device_id);␊
787␉␊
788␉verbose("nVidia %s %dMB NV%02x [%04x:%04x] :: %s\n", ␊
789␉␉␉model, (uint32_t)(videoRam / 1024 / 1024),␊
790␉␉␉(REG32(0) >> 20) & 0x1ff, nvda_dev->vendor_id, nvda_dev->device_id,␊
791␉␉␉devicepath);␊
792␊
793␉rom = malloc(NVIDIA_ROM_SIZE);␊
794␉sprintf(nvFilename, "/Extra/%04x_%04x.rom", (uint16_t)nvda_dev->vendor_id, (uint16_t)nvda_dev->device_id);␊
795␉if (getBoolForKey(kUseNvidiaROM, &doit, &bootInfo->bootConfig) && doit) {␊
796␉␉verbose("Looking for nvidia video bios file %s\n", nvFilename);␊
797␉␉nvBiosOveride = load_nvidia_bios_file(nvFilename, rom, NVIDIA_ROM_SIZE);␊
798␉␉if (nvBiosOveride > 0) {␊
799␉␉␉verbose("Using nVidia Video BIOS File %s (%d Bytes)\n", nvFilename, nvBiosOveride);␊
800␉␉␉DBG("%s Signature 0x%02x%02x %d bytes\n", nvFilename, rom[0], rom[1], nvBiosOveride);␊
801␉␉} else {␊
802␉␉␉printf("ERROR: unable to open nVidia Video BIOS File %s\n", nvFilename);␊
803␉␉␉return false;␊
804␉␉}␊
805␉} else {␊
806␉␉// Otherwise read bios from card␊
807␉␉nvBiosOveride = 0;␊
808␊
809␉␉// TODO: we should really check for the signature before copying the rom, i think.␊
810␊
811␉␉// PRAMIN first␊
812␉␉nvRom = (uint8_t*)&regs[NV_PRAMIN_OFFSET];␊
813␉␉bcopy((uint32_t *)nvRom, rom, NVIDIA_ROM_SIZE);␊
814␉␉␊
815␉␉// Valid Signature ?␊
816␉␉if (rom[0] != 0x55 && rom[1] != 0xaa) {␊
817␉␉␉// PROM next␊
818␉␉␉// Enable PROM access␊
819␉␉␉(REG32(NV_PBUS_PCI_NV_20)) = NV_PBUS_PCI_NV_20_ROM_SHADOW_DISABLED;␊
820␊
821␉␉␉nvRom = (uint8_t*)&regs[NV_PROM_OFFSET];␊
822␉␉␉bcopy((uint8_t *)nvRom, rom, NVIDIA_ROM_SIZE);␊
823␉␉␉␊
824␉␉␉// disable PROM access␊
825␉␉␉(REG32(NV_PBUS_PCI_NV_20)) = NV_PBUS_PCI_NV_20_ROM_SHADOW_ENABLED;␉␊
826␊
827␉␉␉// Valid Signature ?␊
828␉␉␉if (rom[0] != 0x55 && rom[1] != 0xaa) {␊
829␉␉␉␉// 0xC0000 last␊
830␉␉␉␉bcopy((char *)0xc0000, rom, NVIDIA_ROM_SIZE);␊
831␉␉␉␉␊
832␉␉␉␉// Valid Signature ?␊
833␉␉␉␉if (rom[0] != 0x55 && rom[1] != 0xaa) {␊
834␉␉␉␉␉printf("ERROR: Unable to locate nVidia Video BIOS\n");␊
835␉␉␉␉␉return false;␊
836␉␉␉␉} else {␊
837␉␉␉␉␉DBG("ROM Address 0x%x Signature 0x%02x%02x\n", nvRom, rom[0], rom[1]);␊
838␉␉␉␉}␊
839␉␉␉} else {␊
840␉␉␉␉DBG("PROM Address 0x%x Signature 0x%02x%02x\n", nvRom, rom[0], rom[1]);␊
841␉␉␉}␊
842␉␉} else {␊
843␉␉␉DBG("PRAM Address 0x%x Signature 0x%02x%02x\n", nvRom, rom[0], rom[1]);␊
844␉␉}␊
845␉}␊
846␊
847␉if ((nvPatch = patch_nvidia_rom(rom)) == PATCH_ROM_FAILED) {␊
848␉␉printf("ERROR: nVidia ROM Patching Failed!\n");␊
849␉␉//return false;␊
850␉}␊
851␊
852␉rom_pci_header = (option_rom_pci_header_t*)(rom + *(uint16_t *)&rom[24]);␊
853␊
854␉// check for 'PCIR' sig␊
855␉if (rom_pci_header->signature == 0x50434952) {␊
856␉␉if (rom_pci_header->device_id != nvda_dev->device_id) {␊
857␉␉␉// Get Model from the OpROM␊
858␉␉␉model = get_nvidia_model((rom_pci_header->vendor_id << 16) | rom_pci_header->device_id);␊
859␉␉} else {␊
860␉␉␉printf("nVidia incorrect PCI ROM signature: 0x%x\n", rom_pci_header->signature);␊
861␉␉}␊
862␉}␊
863␊
864␉if (!string) {␊
865␉␉string = devprop_create_string();␊
866␉}␊
867␉device = devprop_add_device(string, devicepath);␊
868␊
869␉/* FIXME: for primary graphics card only */␊
870␉boot_display = 1;␊
871␉devprop_add_value(device, "@0,AAPL,boot-display", (uint8_t*)&boot_display, 4);␊
872␊
873␉if(nvPatch == PATCH_ROM_SUCCESS_HAS_LVDS) {␊
874␉␉uint8_t built_in = 0x01;␊
875␉␉devprop_add_value(device, "@0,built-in", &built_in, 1);␊
876␉}␊
877␉␊
878␉// get bios version␊
879␉const int MAX_BIOS_VERSION_LENGTH = 32;␊
880␉char* version_str = (char*)malloc(MAX_BIOS_VERSION_LENGTH);␊
881␉memset(version_str, 0, MAX_BIOS_VERSION_LENGTH);␊
882␉int i, version_start;␊
883␉int crlf_count = 0;␊
884␉// only search the first 384 bytes␊
885␉for(i = 0; i < 0x180; i++) {␊
886␉␉if(rom[i] == 0x0D && rom[i+1] == 0x0A) {␊
887␉␉␉crlf_count++;␊
888␉␉␉// second 0x0D0A was found, extract bios version␊
889␉␉␉if(crlf_count == 2) {␊
890␉␉␉␉if(rom[i-1] == 0x20) i--; // strip last " "␊
891␉␉␉␉for(version_start = i; version_start > (i-MAX_BIOS_VERSION_LENGTH); version_start--) {␊
892␉␉␉␉␉// find start␊
893␉␉␉␉␉if(rom[version_start] == 0x00) {␊
894␉␉␉␉␉␉version_start++;␊
895␉␉␉␉␉␉␊
896␉␉␉␉␉␉// strip "Version "␊
897␉␉␉␉␉␉if(strncmp((const char*)rom+version_start, "Version ", 8) == 0) {␊
898␉␉␉␉␉␉␉version_start += 8;␊
899␉␉␉␉␉␉}␊
900␉␉␉␉␉␉␊
901␉␉␉␉␉␉strncpy(version_str, (const char*)rom+version_start, i-version_start);␊
902␉␉␉␉␉␉break;␊
903␉␉␉␉␉}␊
904␉␉␉␉}␊
905␉␉␉␉break;␊
906␉␉␉}␊
907␉␉}␊
908␉}␊
909␉␊
910␉sprintf(biosVersion, "%s", (nvBiosOveride > 0) ? nvFilename : version_str);␊
911␊
912␉sprintf(kNVCAP, "NVCAP_%04x", nvda_dev->device_id);␊
913␉if (getValueForKey(kNVCAP, &value, &len, &bootInfo->bootConfig) && len == NVCAP_LEN * 2) {␊
914␉␉uint8_t␉new_NVCAP[NVCAP_LEN];␊
915 ␊
916␉␉if (hex2bin(value, new_NVCAP, NVCAP_LEN) == 0) {␊
917␉␉␉verbose("Using user supplied NVCAP for %s :: %s\n", model, devicepath);␊
918␉␉␉memcpy(default_NVCAP, new_NVCAP, NVCAP_LEN);␊
919␉␉}␊
920␉}␊
921␊
922 #if DEBUG_NVCAP␊
923 printf("NVCAP: %02x%02x%02x%02x-%02x%02x%02x%02x-%02x%02x%02x%02x-%02x%02x%02x%02x-%02x%02x%02x%02x\n",␊
924␉␉default_NVCAP[0], default_NVCAP[1], default_NVCAP[2], default_NVCAP[3],␊
925␉␉default_NVCAP[4], default_NVCAP[5], default_NVCAP[6], default_NVCAP[7],␊
926␉␉default_NVCAP[8], default_NVCAP[9], default_NVCAP[10], default_NVCAP[11],␊
927␉␉default_NVCAP[12], default_NVCAP[13], default_NVCAP[14], default_NVCAP[15],␊
928␉␉default_NVCAP[16], default_NVCAP[17], default_NVCAP[18], default_NVCAP[19]);␊
929#endif␊
930␊
931␉devprop_add_nvidia_template(device);␊
932␉devprop_add_value(device, "NVCAP", default_NVCAP, NVCAP_LEN);␊
933␉devprop_add_value(device, "VRAM,totalsize", (uint8_t*)&videoRam, 4);␊
934␉devprop_add_value(device, "model", (uint8_t*)model, strlen(model) + 1);␊
935␉devprop_add_value(device, "rom-revision", (uint8_t*)biosVersion, strlen(biosVersion) + 1);␊
936␉if (getBoolForKey(kVBIOS, &doit, &bootInfo->bootConfig) && doit) {␊
937␉␉devprop_add_value(device, "vbios", rom, (nvBiosOveride > 0) ? nvBiosOveride : (rom[2] * 512));␊
938␉}␊
939␊
940␉stringdata = malloc(sizeof(uint8_t) * string->length);␊
941␉memcpy(stringdata, (uint8_t*)devprop_generate_string(string), string->length);␊
942␉stringlength = string->length;␊
943␊
944␉return true;␊
945}␊
946

Archive Download this file

Revision: 307