Chameleon

Chameleon Svn Source Tree

Root/branches/meklortOld/i386/libsaio/platform.h

Source at commit 1146 created 12 years 10 months ago.
By azimutz, Sync with trunk (r1145). Add nVidia dev id's, 0DF4 for "GeForce GT 450M" (issue 99) and 1251 for "GeForce GTX 560M" (thanks to oSxFr33k for testing).
1/*␊
2 * platform.h␊
3 * AsereBLN: reworked and extended␊
4 *␊
5 */␊
6␊
7#ifndef __LIBSAIO_PLATFORM_H␊
8#define __LIBSAIO_PLATFORM_H␊
9␊
10#include "libsaio.h"␊
11␊
12extern bool platformCPUFeature(uint32_t);␊
13extern void scan_platform(void);␊
14extern void dumpPhysAddr(const char * title, void * a, int len);␊
15␊
16#define bit(n)␉␉␉(1UL << (n))␊
17#define bitmask(h,l)␉␉((bit(h)|(bit(h)-1)) & ~(bit(l)-1))␊
18#define bitfield(x,h,l)␉␉(((x) & bitmask(h,l)) >> l)␊
19␊
20␊
21/* CPUID index into cpuid_raw */␊
22#define CPUID_0␉␉␉␉0␊
23#define CPUID_1␉␉␉␉1␊
24#define CPUID_2␉␉␉␉2␊
25#define CPUID_3␉␉␉␉3␊
26#define CPUID_4␉␉␉␉4␊
27#define CPUID_80␉␉␉5␊
28#define CPUID_81␉␉␉6␊
29#define CPUID_MAX␉␉␉7␊
30␊
31#define CPU_MODEL_YONAH␉␉␉0x0E␊
32#define CPU_MODEL_MEROM␉␉␉0x0F␊
33#define CPU_MODEL_PENRYN␉␉0x17␊
34#define CPU_MODEL_NEHALEM␉␉0x1A␊
35#define CPU_MODEL_ATOM␉␉␉0x1C␊
36#define CPU_MODEL_FIELDS␉␉0x1E␉/* Lynnfield, Clarksfield, Jasper */␊
37#define CPU_MODEL_DALES␉␉␉0x1F␉/* Havendale, Auburndale */␊
38#define CPU_MODEL_DALES_32NM␉0x25␉/* Clarkdale, Arrandale */␊
39#define CPU_MODEL_WESTMERE␉␉0x2C␉/* Gulftown, Westmere-EP, Westmere-WS */␊
40#define CPU_MODEL_NEHALEM_EX␉0x2E␊
41#define CPU_MODEL_WESTMERE_EX␉0x2F␊
42␊
43/* CPU Features */␊
44// NOTE: Theses are currently mapped to the actual bit in the cpuid value␊
45#define CPU_FEATURE_MMX␉␉␉bit(23)␉␉// MMX Instruction Set␊
46#define CPU_FEATURE_SSE␉␉␉bit(25)␉␉// SSE Instruction Set␊
47#define CPU_FEATURE_SSE2␉␉bit(26)␉␉// SSE2 Instruction Set␊
48#define CPU_FEATURE_SSE3␉␉bit(0)␉␉// SSE3 Instruction Set␊
49#define CPU_FEATURE_SSE41␉␉bit(19)␉␉// SSE41 Instruction Set␊
50#define CPU_FEATURE_SSE42␉␉bit(20)␉␉// SSE42 Instruction Set␊
51#define CPU_FEATURE_EM64T␉␉bit(29)␉␉// 64Bit Support␊
52#define CPU_FEATURE_HTT␉␉␉bit(28)␉␉// HyperThreading␊
53#define CPU_FEATURE_MSR␉␉␉bit(5)␉␉// MSR Support␊
54␊
55// NOTE: Determine correct bit for bellow (28 is already in use)␊
56#define CPU_FEATURE_MOBILE␉␉bit(1)␉␉// Mobile CPU␊
57␊
58␊
59/* SMBIOS Memory Types */ ␊
60#define SMB_MEM_TYPE_UNDEFINED␉0␊
61#define SMB_MEM_TYPE_OTHER␉␉1␊
62#define SMB_MEM_TYPE_UNKNOWN␉2␊
63#define SMB_MEM_TYPE_DRAM␉␉3␊
64#define SMB_MEM_TYPE_EDRAM␉␉4␊
65#define SMB_MEM_TYPE_VRAM␉␉5␊
66#define SMB_MEM_TYPE_SRAM␉␉6␊
67#define SMB_MEM_TYPE_RAM␉␉7␊
68#define SMB_MEM_TYPE_ROM␉␉8␊
69#define SMB_MEM_TYPE_FLASH␉␉9␊
70#define SMB_MEM_TYPE_EEPROM␉␉10␊
71#define SMB_MEM_TYPE_FEPROM␉␉11␊
72#define SMB_MEM_TYPE_EPROM␉␉12␊
73#define SMB_MEM_TYPE_CDRAM␉␉13␊
74#define SMB_MEM_TYPE_3DRAM␉␉14␊
75#define SMB_MEM_TYPE_SDRAM␉␉15␊
76#define SMB_MEM_TYPE_SGRAM␉␉16␊
77#define SMB_MEM_TYPE_RDRAM␉␉17␊
78#define SMB_MEM_TYPE_DDR␉␉18␊
79#define SMB_MEM_TYPE_DDR2␉␉19␊
80#define SMB_MEM_TYPE_FBDIMM␉␉20␊
81#define SMB_MEM_TYPE_DDR3␉␉24␉␉␉// Supported in 10.5.6+ AppleSMBIOS␊
82␊
83/* Memory Configuration Types */ ␊
84#define SMB_MEM_CHANNEL_UNKNOWN␉␉0␊
85#define SMB_MEM_CHANNEL_SINGLE␉␉1␊
86#define SMB_MEM_CHANNEL_DUAL␉␉2␊
87#define SMB_MEM_CHANNEL_TRIPLE␉␉3␊
88␊
89/* Maximum number of ram slots */␊
90#define MAX_RAM_SLOTS␉␉␉8␊
91#define RAM_SLOT_ENUMERATOR␉␉{0, 2, 4, 1, 3, 5, 6, 8, 10, 7, 9, 11}␊
92␊
93/* Maximum number of SPD bytes */␊
94#define MAX_SPD_SIZE␉␉␉256␊
95␊
96/* Size of SMBIOS UUID in bytes */␊
97#define UUID_LEN␉␉␉16␊
98␊
99typedef struct _RamSlotInfo_t {␊
100 uint32_t␉␉ModuleSize;␉␉␉␉␉␉// Size of Module in MB␊
101 uint32_t␉␉Frequency; // in Mhz␊
102 const char*␉␉Vendor;␊
103 const char*␉␉PartNo;␊
104 const char*␉␉SerialNo;␊
105 char*␉␉␉spd;␉␉␉␉␉␉␉// SPD Dump␊
106 bool␉␉␉InUse;␊
107 uint8_t␉␉␉Type;␊
108 uint8_t␉␉␉BankConnections; // table type 6, see (3.3.7)␊
109 uint8_t␉␉␉BankConnCnt;␊
110␊
111} RamSlotInfo_t;␊
112␊
113typedef struct _PlatformInfo_t {␊
114␉struct CPU {␊
115␉␉uint32_t␉␉Features;␉␉// CPU Features like MMX, SSE2, VT, MobileCPU␊
116␉␉uint32_t␉␉Vendor;␉␉␉// Vendor␊
117␉␉uint32_t␉␉Signature;␉␉// Signature␊
118␉␉uint32_t␉␉Stepping;␉␉// Stepping␊
119␉␉uint32_t␉␉Model;␉␉␉// Model␊
120␉␉uint32_t␉␉ExtModel;␉␉// Extended Model␊
121␉␉uint32_t␉␉Family;␉␉␉// Family␊
122␉␉uint32_t␉␉ExtFamily;␉␉// Extended Family␊
123␉␉uint32_t␉␉NoCores;␉␉// No Cores per Package␊
124␉␉uint32_t␉␉NoThreads;␉␉// Threads per Package␊
125␉␉uint8_t␉␉␉MaxCoef;␉␉// Max Multiplier␊
126␉␉uint8_t␉␉␉MaxDiv;␊
127␉␉uint8_t␉␉␉CurrCoef;␉␉// Current Multiplier␊
128␉␉uint8_t␉␉␉CurrDiv;␊
129␉␉uint64_t␉␉TSCFrequency;␉␉// TSC Frequency Hz␊
130␉␉uint64_t␉␉FSBFrequency;␉␉// FSB Frequency Hz␊
131␉␉uint64_t␉␉CPUFrequency;␉␉// CPU Frequency Hz␊
132␉␉char␉␉␉BrandString[48];␉// 48 Byte Branding String␊
133␉␉uint32_t␉␉CPUID[CPUID_MAX][4];␉// CPUID 0..4, 80..81 Raw Values␊
134␉} CPU;␊
135␊
136␉struct RAM {␊
137␉␉uint64_t␉␉Frequency;␉␉␉␉// Ram Frequency␊
138␉␉uint32_t␉␉Divider;␉␉␉␉// Memory divider␊
139␉␉uint8_t␉␉␉CAS;␉␉␉␉␉// CAS 1/2/2.5/3/4/5/6/7␊
140␉␉uint8_t␉␉␉TRC;␉␉␉␉␉␊
141␉␉uint8_t␉␉␉TRP;␊
142␉␉uint8_t␉␉␉RAS;␊
143␉␉uint8_t␉␉␉Channels;␉␉␉␉// Channel Configuration Single,Dual or Triple␊
144␉␉uint8_t␉␉␉NoSlots;␉␉␉␉// Maximum no of slots available␊
145␉␉uint8_t␉␉␉Type;␉␉␉␉␉// Standard SMBIOS v2.5 Memory Type␊
146␉␉RamSlotInfo_t␉DIMM[MAX_RAM_SLOTS];␉// Information about each slot␊
147␉} RAM;␊
148␊
149␉struct DMI {␊
150␉␉int␉␉␉MaxMemorySlots;␉␉// number of memory slots polulated by SMBIOS␊
151␉␉int␉␉␉CntMemorySlots;␉␉// number of memory slots counted␊
152␉␉int␉␉␉MemoryModules;␉␉// number of memory modules installed␊
153␉␉int␉␉␉DIMM[MAX_RAM_SLOTS];␉// Information and SPD mapping for each slot␊
154␉} DMI;␊
155␉uint8_t␉␉␉␉Type;␉␉␉// System Type: 1=Desktop, 2=Portable... according ACPI2.0 (FACP: PM_Profile)␊
156} PlatformInfo_t;␊
157␊
158extern PlatformInfo_t* Platform;␊
159␊
160#endif /* !__LIBSAIO_PLATFORM_H */␊
161

Archive Download this file

Revision: 1146