1 | /*␊ |
2 | * Copyright 2008 Islam Ahmed Zaid. All rights reserved. <azismed@gmail.com>␊ |
3 | * AsereBLN: 2009: cleanup and bugfix␊ |
4 | */␊ |
5 | ␊ |
6 | #ifndef __LIBSAIO_CPU_H␊ |
7 | #define __LIBSAIO_CPU_H␊ |
8 | ␊ |
9 | #include "platform.h"␊ |
10 | ␊ |
11 | extern void scan_cpu(PlatformInfo_t *);␊ |
12 | ␊ |
13 | #define bit(n)␉␉␉(1ULL << (n))␊ |
14 | #define bitmask(h,l)␉␉((bit(h)|(bit(h)-1)) & ~(bit(l)-1))␊ |
15 | #define bitfield(x,h,l)␉␉(((x) & bitmask(h,l)) >> l)␊ |
16 | ␊ |
17 | #define CPU_STRING_UNKNOWN␉␉"Unknown CPU Type"␊ |
18 | ␊ |
19 | #define␉MSR_IA32_PERF_STATUS␉0x00000198␊ |
20 | #define MSR_IA32_PERF_CONTROL␉0x199␊ |
21 | #define MSR_IA32_EXT_CONFIG␉␉0x00EE␊ |
22 | #define MSR_FLEX_RATIO␉␉␉0x194␊ |
23 | #define MSR_TURBO_RATIO_LIMIT␉0x1AD␊ |
24 | #define␉MSR_PLATFORM_INFO␉␉0xCE␊ |
25 | #define MSR_CORE_THREAD_COUNT␉0x35␉␉␉// Undocumented␊ |
26 | #define MSR_IA32_PLATFORM_ID␉0x17␊ |
27 | ␊ |
28 | #define K8_FIDVID_STATUS␉␉0xC0010042␊ |
29 | #define K10_COFVID_STATUS␉␉0xC0010071␊ |
30 | ␊ |
31 | #define MSR_AMD_MPERF 0x000000E7␊ |
32 | #define MSR_AMD_APERF 0x000000E8␊ |
33 | ␊ |
34 | #define DEFAULT_FSB␉␉100000 /* for now, hardcoding 100MHz for old CPUs */␊ |
35 | ␊ |
36 | // DFE: This constant comes from older xnu:␊ |
37 | #define CLKNUM␉␉␉1193182␉␉/* formerly 1193167 */␊ |
38 | ␊ |
39 | // DFE: These two constants come from Linux except CLOCK_TICK_RATE replaced with CLKNUM␊ |
40 | #define CALIBRATE_TIME_MSEC␉30␉␉/* 30 msecs */␊ |
41 | #define CALIBRATE_LATCH␉␉((CLKNUM * CALIBRATE_TIME_MSEC + 1000/2)/1000)␊ |
42 | ␊ |
43 | // CPUID Values␊ |
44 | /*␊ |
45 | #define CPUID_MODEL_PRESCOTT␉␉3 // 0x03 Celeron D, Pentium 4 (90nm)␊ |
46 | #define CPUID_MODEL_NOCONA␉␉4 // 0x04 Xeon Nocona, Irwindale (90nm)␊ |
47 | #define CPUID_MODEL_PRESLER␉␉6 // 0x06 Pentium 4, Pentium D (65nm)␊ |
48 | #define CPUID_MODEL_PENTIUM_M␉␉9 // 0x09␊ |
49 | #define CPUID_MODEL_DOTHAN␉␉13 // 0x0D Dothan␊ |
50 | #define CPUID_MODEL_YONAH␉␉14 // 0x0E Intel Mobile Core Solo, Duo␊ |
51 | #define CPUID_MODEL_MEROM␉␉15 // 0x0F Intel Mobile Core 2 Solo, Duo, Xeon 30xx, Xeon 51xx, Xeon X53xx, Xeon E53xx, Xeon X32xx␊ |
52 | #define CPUID_MODEL_CONROE␉␉15 // 0x0F␊ |
53 | #define CPUID_MODEL_CELERON␉␉22 // 0x16␊ |
54 | #define CPUID_MODEL_PENRYN␉␉23 // 0x17 Intel Core 2 Solo, Duo, Quad, Extreme, Xeon X54xx, Xeon X33xx␊ |
55 | #define CPUID_MODEL_WOLFDALE␉␉23 // 0x17␊ |
56 | #define CPUID_MODEL_NEHALEM␉␉26 // 0x1A Intel Core i7, Xeon W35xx, Xeon X55xx, Xeon E55xx LGA1366 (45nm)␊ |
57 | #define CPUID_MODEL_ATOM␉␉28 // 0x1C Intel Atom (45nm) Pineview, Silverthorne␊ |
58 | #define CPUID_MODEL_XEON_MP␉␉29 // 0x1D MP 7400␊ |
59 | #define CPUID_MODEL_FIELDS␉␉30 // 0x1E Intel Core i5, i7, Xeon X34xx LGA1156 (45nm),(Clarksfiled, Lynnfield, Jasper Forest)␊ |
60 | #define CPUID_MODEL_DALES␉␉31 // 0x1F Havendale, Auburndale␊ |
61 | #define CPUID_MODEL_DALES_32NM␉␉37 // 0x25 Intel Core i3, i5 LGA1156 (32nm), (Arrandale, Clarksdale)␊ |
62 | #define CPUID_MODEL_ATOM_SAN␉␉38 // 0x26␊ |
63 | #define CPUID_MODEL_LINCROFT␉␉39 // 0x27 Intel Atom (45nm) Z6xx (single core)␊ |
64 | #define CPUID_MODEL_SANDYBRIDGE␉␉42 // 0x2A Intel Core i3, i5, i7 LGA1155 (32nm)␊ |
65 | #define CPUID_MODEL_WESTMERE␉␉44 // 0x2C Intel Core i7, Xeon X56xx, Xeon E56xx, Xeon W36xx LGA1366 (32nm) 6 Core␊ |
66 | #define CPUID_MODEL_JAKETOWN 45 // 0x2D Intel Xeon E5 LGA2011 (32nm), SandyBridge-E, SandyBridge-EN, SandyBridge-EP␊ |
67 | #define CPUID_MODEL_NEHALEM_EX␉␉46 // 0x2E Intel Xeon X75xx, Xeon X65xx, Xeon E75xx, Xeon E65x␊ |
68 | #define CPUID_MODEL_WESTMERE_EX␉␉47 // 0x2F Intel Xeon E7␊ |
69 | #define CPUID_MODEL_ATOM_2000␉␉54 // 0x36 Intel Atom (32nm) Cedarview␊ |
70 | #define CPUID_MODEL_IVYBRIDGE␉␉58 // 0x3A Intel Core i5, i7 LGA1155 (22nm)␊ |
71 | #define CPUID_MODEL_HASWELL␉␉60 // 0x3C Desktop version␊ |
72 | #define CPUID_MODEL_IVYBRIDGE_XEON␉62 // 0x3E␊ |
73 | #define CPUID_MODEL_HASWELL_MB␉␉63 // 0x3F Mobile/Laptop version␊ |
74 | //#define CPUID_MODEL_HASWELL_H␉␉?? // 0x??␊ |
75 | #define CPUID_MODEL_HASWELL_ULT␉␉69 // 0x45␊ |
76 | #define CPUID_MODEL_CRYSTALWELL␉␉70 // 0x46␊ |
77 | */␊ |
78 | /* HASWELL-DT HASWELL-MB HASWELL-H HASWELL-ULT HASWELL ULX*/␊ |
79 | ␊ |
80 | //BROADWELL-ROCKWELL␊ |
81 | ␊ |
82 | static inline uint64_t rdtsc64(void)␊ |
83 | {␊ |
84 | ␉uint64_t ret;␊ |
85 | ␉__asm__ volatile("rdtsc" : "=A" (ret));␊ |
86 | ␉return ret;␊ |
87 | }␊ |
88 | ␊ |
89 | static inline uint64_t rdmsr64(uint32_t msr)␊ |
90 | {␊ |
91 | uint64_t ret;␊ |
92 | __asm__ volatile("rdmsr" : "=A" (ret) : "c" (msr));␊ |
93 | return ret;␊ |
94 | }␊ |
95 | ␊ |
96 | static inline void wrmsr64(uint32_t msr, uint64_t val)␊ |
97 | {␊ |
98 | ␉__asm__ volatile("wrmsr" : : "c" (msr), "A" (val));␊ |
99 | }␊ |
100 | ␊ |
101 | static inline void intel_waitforsts(void) {␊ |
102 | ␉uint32_t inline_timeout = 100000;␊ |
103 | ␉while (rdmsr64(MSR_IA32_PERF_STATUS) & (1 << 21)) { if (!inline_timeout--) break; }␊ |
104 | }␊ |
105 | ␊ |
106 | static inline void do_cpuid(uint32_t selector, uint32_t *data)␊ |
107 | {␊ |
108 | ␉asm volatile ("cpuid"␊ |
109 | ␉␉␉␉ : "=a" (data[0]),␊ |
110 | ␉␉␉␉ "=b" (data[1]),␊ |
111 | ␉␉␉␉ "=c" (data[2]),␊ |
112 | ␉␉␉␉ "=d" (data[3])␊ |
113 | ␉␉␉␉ : "a" (selector));␊ |
114 | }␊ |
115 | ␊ |
116 | static inline void do_cpuid2(uint32_t selector, uint32_t selector2, uint32_t *data)␊ |
117 | {␊ |
118 | ␉asm volatile ("cpuid"␊ |
119 | ␉␉␉␉ : "=a" (data[0]),␊ |
120 | ␉␉␉␉ "=b" (data[1]),␊ |
121 | ␉␉␉␉ "=c" (data[2]),␊ |
122 | ␉␉␉␉ "=d" (data[3])␊ |
123 | ␉␉␉␉ : "a" (selector), "c" (selector2));␊ |
124 | }␊ |
125 | ␊ |
126 | // DFE: enable_PIT2 and disable_PIT2 come from older xnu␊ |
127 | ␊ |
128 | /*␊ |
129 | * Enable or disable timer 2.␊ |
130 | * Port 0x61 controls timer 2:␊ |
131 | * bit 0 gates the clock,␊ |
132 | * bit 1 gates output to speaker.␊ |
133 | */␊ |
134 | static inline void enable_PIT2(void)␊ |
135 | {␊ |
136 | /* Enable gate, disable speaker */␊ |
137 | __asm__ volatile(␊ |
138 | ␉␉␉␉␉ " inb $0x61,%%al \n\t"␊ |
139 | ␉␉␉␉␉ " and $0xFC,%%al \n\t" /* & ~0x03 */␊ |
140 | ␉␉␉␉␉ " or $1,%%al \n\t"␊ |
141 | ␉␉␉␉␉ " outb %%al,$0x61 \n\t"␊ |
142 | ␉␉␉␉␉ : : : "%al" );␊ |
143 | }␊ |
144 | ␊ |
145 | static inline void disable_PIT2(void)␊ |
146 | {␊ |
147 | /* Disable gate and output to speaker */␊ |
148 | __asm__ volatile(␊ |
149 | ␉␉␉␉␉ " inb $0x61,%%al \n\t"␊ |
150 | ␉␉␉␉␉ " and $0xFC,%%al \n\t"␉/* & ~0x03 */␊ |
151 | ␉␉␉␉␉ " outb %%al,$0x61 \n\t"␊ |
152 | ␉␉␉␉␉ : : : "%al" );␊ |
153 | }␊ |
154 | ␊ |
155 | // DFE: set_PIT2_mode0, poll_PIT2_gate, and measure_tsc_frequency are␊ |
156 | // roughly based on Linux code␊ |
157 | ␊ |
158 | /* Set the 8254 channel 2 to mode 0 with the specified value.␊ |
159 | In mode 0, the counter will initially set its gate low when the␊ |
160 | timer expires. For this to be useful, you ought to set it high␊ |
161 | before calling this function. The enable_PIT2 function does this.␊ |
162 | */␊ |
163 | static inline void set_PIT2_mode0(uint16_t value)␊ |
164 | {␊ |
165 | __asm__ volatile(␊ |
166 | ␉␉␉␉␉ " movb $0xB0,%%al \n\t"␊ |
167 | ␉␉␉␉␉ " outb␉%%al,$0x43␉\n\t"␊ |
168 | ␉␉␉␉␉ " movb␉%%dl,%%al␉\n\t"␊ |
169 | ␉␉␉␉␉ " outb␉%%al,$0x42␉\n\t"␊ |
170 | ␉␉␉␉␉ " movb␉%%dh,%%al␉\n\t"␊ |
171 | ␉␉␉␉␉ " outb␉%%al,$0x42"␊ |
172 | ␉␉␉␉␉ : : "d"(value) /*: no clobber */ );␊ |
173 | }␊ |
174 | ␊ |
175 | /* Returns the number of times the loop ran before the PIT2 signaled */␊ |
176 | static inline unsigned long poll_PIT2_gate(void)␊ |
177 | {␊ |
178 | unsigned long count = 0;␊ |
179 | unsigned char nmi_sc_val;␊ |
180 | do {␊ |
181 | ++count;␊ |
182 | __asm__ volatile(␊ |
183 | ␉␉␉␉␉␉ "inb␉$0x61,%0"␊ |
184 | ␉␉␉␉␉␉ : "=a"(nmi_sc_val) /*:*/ /* no input */ /*:*/ /* no clobber */);␊ |
185 | } while( (nmi_sc_val & 0x20) == 0);␊ |
186 | return count;␊ |
187 | }␊ |
188 | ␊ |
189 | inline static void␊ |
190 | set_PIT2(int value)␊ |
191 | {␊ |
192 | /*␊ |
193 | * First, tell the clock we are going to write 16 bits to the counter␊ |
194 | * and enable one-shot mode (command 0xB8 to port 0x43)␊ |
195 | * Then write the two bytes into the PIT2 clock register (port 0x42).␊ |
196 | * Loop until the value is "realized" in the clock,␊ |
197 | * this happens on the next tick.␊ |
198 | */␊ |
199 | asm volatile(␊ |
200 | " movb $0xB8,%%al \n\t"␊ |
201 | " outb %%al,$0x43 \n\t"␊ |
202 | " movb %%dl,%%al \n\t"␊ |
203 | " outb %%al,$0x42 \n\t"␊ |
204 | " movb %%dh,%%al \n\t"␊ |
205 | " outb %%al,$0x42 \n"␊ |
206 | "1: inb $0x42,%%al \n\t" ␊ |
207 | " inb $0x42,%%al \n\t"␊ |
208 | " cmp %%al,%%dh \n\t"␊ |
209 | " jne 1b"␊ |
210 | : : "d"(value) : "%al");␊ |
211 | }␊ |
212 | ␊ |
213 | ␊ |
214 | inline static uint64_t␊ |
215 | get_PIT2(unsigned int *value)␊ |
216 | {␊ |
217 | register uint64_t result;␊ |
218 | /*␊ |
219 | * This routine first latches the time (command 0x80 to port 0x43),␊ |
220 | * then gets the time stamp so we know how long the read will take later.␊ |
221 | * Read (from port 0x42) and return the current value of the timer.␊ |
222 | */␊ |
223 | #ifdef __i386__␊ |
224 | asm volatile(␊ |
225 | " xorl %%ecx,%%ecx \n\t"␊ |
226 | " movb $0x80,%%al \n\t"␊ |
227 | " outb %%al,$0x43 \n\t"␊ |
228 | " rdtsc \n\t"␊ |
229 | " pushl %%eax \n\t"␊ |
230 | " inb $0x42,%%al \n\t"␊ |
231 | " movb %%al,%%cl \n\t"␊ |
232 | " inb $0x42,%%al \n\t"␊ |
233 | " movb %%al,%%ch \n\t"␊ |
234 | " popl %%eax "␊ |
235 | : "=A"(result), "=c"(*value));␊ |
236 | #else /* __x86_64__ */␊ |
237 | asm volatile(␊ |
238 | ␉␉" xorq %%rcx,%%rcx \n\t"␊ |
239 | ␉␉" movb $0x80,%%al \n\t"␊ |
240 | ␉␉" outb %%al,$0x43 \n\t"␊ |
241 | ␉␉" rdtsc \n\t"␊ |
242 | ␉␉" pushq %%rax \n\t"␊ |
243 | ␉␉" inb $0x42,%%al \n\t"␊ |
244 | ␉␉" movb %%al,%%cl \n\t"␊ |
245 | ␉␉" inb $0x42,%%al \n\t"␊ |
246 | ␉␉" movb %%al,%%ch \n\t"␊ |
247 | ␉␉" popq %%rax "␊ |
248 | ␉␉: "=A"(result), "=c"(*value));␊ |
249 | #endif␊ |
250 | ␊ |
251 | return result;␊ |
252 | }␊ |
253 | ␊ |
254 | #endif /* !__LIBSAIO_CPU_H */␊ |
255 | |