Chameleon

Chameleon Commit Details

Date:2010-09-14 14:58:32 (9 years 8 months ago)
Author:Azimutz
Commit:528
Parents: 527
Message:Trunk rev 517.
Changes:
M/branches/azimutz/Chazi/i386/modules/Memory/dram_controllers.c
M/branches/azimutz/CleanCut/i386/libsaio/dram_controllers.c

File differences

branches/azimutz/Chazi/i386/modules/Memory/dram_controllers.c
469469
470470
471471
472
472
473473
474
474
475475
476476
477
477
478478
479479
480480
// RAS-To-CAS (tRCD)
Platform.RAM.TRC = (mc_channel_bank_timing >> 9) & 0xF;
// RAS Precharge (tRP)
Platform.RAM.CAS = (mc_channel_bank_timing >> 4) & 0x1F;
Platform.RAM.TRP = mc_channel_bank_timing & 0xF;
// RAS Active to precharge (tRAS)
Platform.RAM.TRP = mc_channel_bank_timing & 0xF;
Platform.RAM.RAS = (mc_channel_bank_timing >> 4) & 0x1F;
// Single , Dual or Triple Channels
if (mc_control == 1 || mc_control == 2 || mc_control == 4 )
branches/azimutz/CleanCut/i386/libsaio/dram_controllers.c
471471
472472
473473
474
474
475475
476476
477
477
478478
479479
480480
Platform.RAM.TRC = (mc_channel_bank_timing >> 9) & 0xF;
// RAS Precharge (tRP)
Platform.RAM.CAS = (mc_channel_bank_timing >> 4) & 0x1F;
Platform.RAM.TRP = mc_channel_bank_timing & 0xF;
// RAS Active to precharge (tRAS)
Platform.RAM.RAS = mc_channel_bank_timing & 0xF;
Platform.RAM.RAS = (mc_channel_bank_timing >> 4) & 0x1F;
// Single , Dual or Triple Channels
if (mc_control == 1 || mc_control == 2 || mc_control == 4 )

Archive Download the corresponding diff file

Revision: 528