Chameleon

Chameleon Svn Source Tree

Root/trunk/i386/libsaio/nvidia.c

1/*
2 *NVidia injector
3 *
4 *Copyright (C) 2009Jasmin Fazlic, iNDi
5 *
6 *NVidia injector modified by Fabio (ErmaC) on May 2012,
7 *for allow the cosmetics injection also based on SubVendorID and SubDeviceID.
8 *
9 *NVidia injector is free software: you can redistribute it and/or modify
10 *it under the terms of the GNU General Public License as published by
11 *the Free Software Foundation, either version 3 of the License, or
12 *(at your option) any later version.
13 *
14 *NVidia driver and injector is distributed in the hope that it will be useful,
15 *but WITHOUT ANY WARRANTY; without even the implied warranty of
16 *MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 *GNU General Public License for more details.
18 *
19 *You should have received a copy of the GNU General Public License
20 *along with NVidia injector. If not, see <http://www.gnu.org/licenses/>.
21 *
22 *Alternatively you can choose to comply with APSL
23 *
24 *DCB-Table parsing is based on software (nouveau driver) originally distributed under following license:
25 *
26 *
27 *Copyright 2005-2006 Erik Waling
28 *Copyright 2006 Stephane Marchesin
29 *Copyright 2007-2009 Stuart Bennett
30 *
31 *Permission is hereby granted, free of charge, to any person obtaining a
32 *copy of this software and associated documentation files (the "Software"),
33 *to deal in the Software without restriction, including without limitation
34 *the rights to use, copy, modify, merge, publish, distribute, sublicense,
35 *and/or sell copies of the Software, and to permit persons to whom the
36 *Software is furnished to do so, subject to the following conditions:
37 *
38 *The above copyright notice and this permission notice shall be included in
39 *all copies or substantial portions of the Software.
40 *
41 *THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
42 *IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
43 *FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
44 *THE AUTHORS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
45 *WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF
46 *OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
47 *SOFTWARE.
48 */
49
50#include "boot.h"
51#include "bootstruct.h"
52#include "pci.h"
53#include "platform.h"
54#include "device_inject.h"
55#include "nvidia.h"
56#include "nvidia_helper.h"
57
58#ifndef DEBUG_NVIDIA
59#define DEBUG_NVIDIA 0
60#endif
61
62#if DEBUG_NVIDIA
63#define DBG(x...)printf(x)
64#else
65#define DBG(x...)
66#endif
67
68#define NVIDIA_ROM_SIZE0x20000
69#define PATCH_ROM_SUCCESS1
70#define PATCH_ROM_SUCCESS_HAS_LVDS2
71#define PATCH_ROM_FAILED0
72#define MAX_NUM_DCB_ENTRIES16
73#define TYPE_GROUPED0xff
74#define READ_BYTE(rom, offset) (*(u_char *)(rom + offset))
75#define READ_LE_SHORT(rom, offset) (READ_BYTE(rom, offset+1) << 8 | READ_BYTE(rom, offset))
76#define READ_LE_INT(rom, offset) (READ_LE_SHORT(rom, offset+2) << 16 | READ_LE_SHORT(rom, offset))
77#define WRITE_LE_SHORT(data) (((data) << 8 & 0xff00) | ((data) >> 8 & 0x00ff ))
78#define WRITE_LE_INT(data) (WRITE_LE_SHORT(data) << 16 | WRITE_LE_SHORT(data >> 16))
79
80static boolshowGeneric= false;
81static booldoit= false;
82char generic_name[128];
83extern uint32_t devices_number;
84
85const char *nvidia_compatible_0[] ={ "@0,compatible","NVDA,NVMac" };
86const char *nvidia_compatible_1[] ={ "@1,compatible","NVDA,NVMac" };
87const char *nvidia_device_type_0[] ={ "@0,device_type","display" };
88const char *nvidia_device_type_1[] ={ "@1,device_type","display" };
89const char *nvidia_device_type_parent[] ={ "device_type","NVDA,Parent" };
90const char *nvidia_device_type_child[]={ "device_type","NVDA,Child" };
91const char *nvidia_name_0[] ={ "@0,name","NVDA,Display-A" };
92const char *nvidia_name_1[] ={ "@1,name","NVDA,Display-B" };
93const char *nvidia_slot_name[] ={ "AAPL,slot-name", "Slot-1" };
94
95static uint8_t default_NVCAP[]= {
960x04, 0x00, 0x00, 0x00, 0x00, 0x00, 0x0d, 0x00,
970x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x0a,
980x00, 0x00, 0x00, 0x00
99};
100
101#define NVCAP_LEN ( sizeof(default_NVCAP) / sizeof(uint8_t) )
102
103static uint8_t default_dcfg_0[]={0x03, 0x01, 0x03, 0x00};
104static uint8_t default_dcfg_1[]={0xff, 0xff, 0x00, 0x01};
105
106#define DCFG0_LEN ( sizeof(default_dcfg_0) / sizeof(uint8_t) )
107#define DCFG1_LEN ( sizeof(default_dcfg_1) / sizeof(uint8_t) )
108
109static uint8_t default_NVPM[]= {
1100x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
1110x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
1120x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
1130x00, 0x00, 0x00, 0x00
114};
115
116#define NVPM_LEN ( sizeof(default_NVPM) / sizeof(uint8_t) )
117
118static nvidia_pci_info_t nvidia_card_vendors[] = {
119{ 0x10190000,"Elitegroup" },
120{ 0x10250000,"Acer" },
121{ 0x10280000,"Dell" },
122{ 0x10330000,"NEC" },
123{ 0x103C0000,"HP" },
124{ 0x10430000,"Asus" },
125{ 0x104D0000,"Sony" },
126{ 0x105B0000,"Foxconn" },
127{ 0x106B0000,"Apple" },
128{ 0x10710000,"Mitac" },
129{ 0x107B0000,"Gateway" },
130{ 0x107D0000,"Leadtek" },
131{ 0x109F0000,"Trigem" },
132{ 0x10B00000,"Gainward" },
133{ 0x10CF0000,"Fujitsu" },
134{ 0x10DE0000,"nVidia" },
135{ 0x11790000,"Toshiba" },
136{ 0x12970000,"Shuttle" },
137{ 0x13DC0000,"Netbost" },
138{ 0x144D0000,"Samsung" },
139{ 0x14580000,"Gigabyte" },
140{ 0x14620000,"MSi" },
141{ 0x14C00000,"Compal" },
142{ 0x152D0000,"Quanta" },
143{ 0x15540000,"Prolink" },
144{ 0x15580000,"Clevo" },
145{ 0x15690000,"Palit" },
146{ 0x161F0000,"Arima" },
147 { 0x16310000,"NEC" },
148{ 0x16420000,"Bitland" },
149{ 0x16820000,"XFX" },
150{ 0x17340000,"Fujitsu" },
151{ 0x174B0000,"PC Partner" },
152{ 0x17AA0000,"Lenovo" },
153 { 0x17C00000,"Wistron" },
154{ 0x17FF0000,"Benq" },
155{ 0x18490000,"ASRock" },
156{ 0x18540000,"LG" },
157{ 0x18640000,"LG" },
158{ 0x18940000,"LG" },
159{ 0x19610000,"ESS" },
160{ 0x196E0000,"PNY" },
161{ 0x19910000,"Topstar" },
162{ 0x19DA0000,"Zotac" },
163{ 0x19F10000,"BFG" },
164{ 0x1ACC0000,"Point of View" },
165{ 0x1B0A0000,"Pegatron" },
166{ 0x1B130000,"Jaton" },
167{ 0x34420000,"Bihl" },
168{ 0x38420000,"EVGA" },
169{ 0x73770000,"Colorful" },
170};
171
172static nvidia_pci_info_t nvidia_card_generic[] = {
173// 0000 - 0040
174{ 0x10DE0000,"Unknown" },
175// 0040 - 004F
176{ 0x10DE0040,"GeForce 6800 Ultra" },
177{ 0x10DE0041,"GeForce 6800" },
178{ 0x10DE0042,"GeForce 6800 LE" },
179{ 0x10DE0043,"GeForce 6800 XE" },
180{ 0x10DE0044,"GeForce 6800 XT" },
181{ 0x10DE0045,"GeForce 6800 GT" },
182{ 0x10DE0046,"GeForce 6800 GT" },
183{ 0x10DE0047,"GeForce 6800 GS" },
184{ 0x10DE0048,"GeForce 6800 XT" },
185{ 0x10DE0049,"NV40GL" },
186{ 0x10DE004D,"Quadro FX 3400" },
187{ 0x10DE004E,"Quadro FX 4000" },
188// 0050 - 005F
189// 0060 - 006F
190// 0070 - 007F
191// 0080 - 008F
192// 0090 - 009F
193{ 0x10DE0090,"GeForce 7800 GTX" },
194{ 0x10DE0091,"GeForce 7800 GTX" },
195{ 0x10DE0092,"GeForce 7800 GT" },
196{ 0x10DE0093,"GeForce 7800 GS" },
197{ 0x10DE0094,"GeForce 7800SE/XT/LE/LT/ZT" },
198{ 0x10DE0095,"GeForce 7800 SLI" },
199{ 0x10DE0098,"GeForce Go 7800" },
200{ 0x10DE0099,"GeForce Go 7800 GTX" },
201{ 0x10DE009D,"Quadro FX 4500" },
202// 00A0 - 00AF
203// 00B0 - 00BF
204// 00C0 - 00CF
205{ 0x10DE00C0,"GeForce 6800 GS" },
206{ 0x10DE00C1,"GeForce 6800" },
207{ 0x10DE00C2,"GeForce 6800 LE" },
208{ 0x10DE00C3,"GeForce 6800 XT" },
209{ 0x10DE00C8,"GeForce Go 6800" },
210{ 0x10DE00C9,"GeForce Go 6800 Ultra" },
211{ 0x10DE00CC,"Quadro FX Go1400" },
212{ 0x10DE00CD,"Quadro FX 3450/4000 SDI" },
213{ 0x10DE00CE,"Quadro FX 1400" },
214// 00D0 - 00DF
215// 00E0 - 00EF
216// 00F0 - 00FF
217{ 0x10DE00F1,"GeForce 6600 GT" },
218{ 0x10DE00F2,"GeForce 6600" },
219{ 0x10DE00F3,"GeForce 6200" },
220{ 0x10DE00F4,"GeForce 6600 LE" },
221{ 0x10DE00F5,"GeForce 7800 GS" },
222{ 0x10DE00F6,"GeForce 6800 GS/XT" },
223{ 0x10DE00F8,"Quadro FX 3400/4400" },
224{ 0x10DE00F9,"GeForce 6800 Series GPU" },
225// 0100 - 010F
226// 0110 - 011F
227// 0120 - 012F
228// 0130 - 013F
229// 0140 - 014F
230{ 0x10DE0140,"GeForce 6600 GT" },
231{ 0x10DE0141,"GeForce 6600" },
232{ 0x10DE0142,"GeForce 6600 LE" },
233{ 0x10DE0143,"GeForce 6600 VE" },
234{ 0x10DE0144,"GeForce Go 6600" },
235{ 0x10DE0145,"GeForce 6610 XL" },
236{ 0x10DE0146,"GeForce Go 6600 TE/6200 TE" },
237{ 0x10DE0147,"GeForce 6700 XL" },
238{ 0x10DE0148,"GeForce Go 6600" },
239{ 0x10DE0149,"GeForce Go 6600 GT" },
240{ 0x10DE014A,"Quadro NVS 440" },
241{ 0x10DE014B,"NV43" },
242{ 0x10DE014C,"Quadro FX 550" },
243{ 0x10DE014D,"Quadro FX 550" },
244{ 0x10DE014E,"Quadro FX 540" },
245{ 0x10DE014F,"GeForce 6200" },
246// 0150 - 015F
247// 0160 - 016F
248{ 0x10DE0160,"GeForce 6500" },
249{ 0x10DE0161,"GeForce 6200 TurboCache(TM)" },
250{ 0x10DE0162,"GeForce 6200SE TurboCache(TM)" },
251{ 0x10DE0163,"GeForce 6200 LE" },
252{ 0x10DE0164,"GeForce Go 6200" },
253{ 0x10DE0165,"Quadro NVS 285" },
254{ 0x10DE0166,"GeForce Go 6400" },
255{ 0x10DE0167,"GeForce Go 6200" },
256{ 0x10DE0168,"GeForce Go 6400" },
257{ 0x10DE0169,"GeForce 6250" },
258{ 0x10DE016A,"GeForce 7100 GS" },
259{ 0x10DE016C,"NVIDIA NV44GLM" },
260{ 0x10DE016D,"NVIDIA NV44GLM" },
261// 0170 - 017F
262// 0180 - 018F
263// 0190 - 019F
264{ 0x10DE0190,"GeForce 8800" },
265{ 0x10DE0191,"GeForce 8800 GTX" },
266{ 0x10DE0192,"GeForce 8800" },
267{ 0x10DE0193,"GeForce 8800 GTS" },
268{ 0x10DE0194,"GeForce 8800 Ultra" },
269{ 0x10DE0197,"Tesla C870" },
270{ 0x10DE019D,"Quadro FX 5600" },
271{ 0x10DE019E,"Quadro FX 4600" },
272// 01A0 - 01AF
273// 01B0 - 01BF
274// 01C0 - 01CF
275// 01D0 - 01DF
276{ 0x10DE01D0,"GeForce 7350 LE" },
277{ 0x10DE01D1,"GeForce 7300 LE" },
278{ 0x10DE01D2,"GeForce 7550 LE" },
279{ 0x10DE01D3,"GeForce 7300 SE/7200 GS" },
280{ 0x10DE01D6,"GeForce Go 7200" },
281{ 0x10DE01D7,"GeForce Go 7300" },
282{ 0x10DE01D8,"GeForce Go 7400" },
283{ 0x10DE01D9,"GeForce Go 7450" },
284{ 0x10DE01DA,"Quadro NVS 110M" },
285{ 0x10DE01DB,"Quadro NVS 120M" },
286{ 0x10DE01DC,"Quadro FX 350M" },
287{ 0x10DE01DD,"GeForce 7500 LE" },
288{ 0x10DE01DE,"Quadro FX 350" },
289{ 0x10DE01DF,"GeForce 7300 GS" },
290// 01E0 - 01EF
291// 01F0 - 01FF
292{ 0x10DE01F0,"GeForce4 MX" },
293// 0200 - 020F
294// 0210 - 021F
295{ 0x10DE0211,"GeForce 6800" },
296{ 0x10DE0212,"GeForce 6800 LE" },
297{ 0x10DE0215,"GeForce 6800 GT" },
298{ 0x10DE0218,"GeForce 6800 XT" },
299// 0220 - 022F
300{ 0x10DE0221,"GeForce 6200" },
301{ 0x10DE0222,"GeForce 6200 A-LE" },
302{ 0x10DE0228,"NVIDIA NV44M" },
303// 0230 - 023F
304// 0240 - 024F
305{ 0x10DE0240,"GeForce 6150" },
306{ 0x10DE0241,"GeForce 6150 LE" },
307{ 0x10DE0242,"GeForce 6100" },
308{ 0x10DE0243,"NVIDIA C51" },
309{ 0x10DE0244,"GeForce Go 6150" },
310{ 0x10DE0245,"Quadro NVS 210S / GeForce 6150LE" },
311{ 0x10DE0247,"GeForce Go 6100" },
312// 0250 - 025F
313{ 0x10DE025B,"Quadro4 700 XGL" },
314// 0260 - 026F
315// 0270 - 027F
316// 0280 - 028F
317// 0290 - 029F
318{ 0x10DE0290,"GeForce 7900 GTX" },
319{ 0x10DE0291,"GeForce 7900 GT/GTO" },
320{ 0x10DE0292,"GeForce 7900 GS" },
321{ 0x10DE0293,"GeForce 7950 GX2" },
322{ 0x10DE0294,"GeForce 7950 GX2" },
323{ 0x10DE0295,"GeForce 7950 GT" },
324{ 0x10DE0296,"G71" },
325{ 0x10DE0297,"GeForce Go 7950 GTX" },
326{ 0x10DE0298,"GeForce Go 7900 GS" },
327{ 0x10DE0299,"GeForce Go 7900 GTX" },
328{ 0x10DE029A,"Quadro FX 2500M" },
329{ 0x10DE029B,"Quadro FX 1500M" },
330{ 0x10DE029C,"Quadro FX 5500" },
331{ 0x10DE029D,"Quadro FX 3500" },
332{ 0x10DE029E,"Quadro FX 1500" },
333{ 0x10DE029F,"Quadro FX 4500 X2" },
334// 02A0 - 02AF
335// 02B0 - 02BF
336// 02C0 - 02CF
337// 02D0 - 02DF
338// 02E0 - 02EF
339{ 0x10DE02E0,"GeForce 7600 GT" },
340{ 0x10DE02E1,"GeForce 7600 GS" },
341{ 0x10DE02E2,"GeForce 7300 GT" },
342{ 0x10DE02E3,"GeForce 7900 GS" },
343{ 0x10DE02E4,"GeForce 7950 GT" },
344// 02F0 - 02FF
345// 0300 - 030F
346{ 0x10DE0301,"GeForce FX 5800 Ultra" },
347{ 0x10DE0302,"GeForce FX 5800" },
348{ 0x10DE0308,"Quadro FX 2000" },
349{ 0x10DE0309,"Quadro FX 1000" },
350// 0310 - 031F
351{ 0x10DE0311,"GeForce FX 5600 Ultra" },
352{ 0x10DE0312,"GeForce FX 5600" },
353{ 0x10DE0314,"GeForce FX 5600XT" },
354{ 0x10DE031A,"GeForce FX Go5600" },
355{ 0x10DE031B,"GeForce FX Go5650" },
356{ 0x10DE031C,"Quadro FX Go700" },
357// 0320 - 032F
358{ 0x10DE0320,"GeForce FX 5200" },
359{ 0x10DE0321,"GeForce FX 5200 Ultra" },
360{ 0x10DE0322,"GeForce FX 5200" },
361{ 0x10DE0323,"GeForce FX 5200 LE" },
362{ 0x10DE0324,"GeForce FX Go5200" },
363{ 0x10DE0325,"GeForce FX Go5250" },
364{ 0x10DE0326,"GeForce FX 5500" },
365{ 0x10DE0328,"GeForce FX Go5200 32M/64M" },
366{ 0x10DE0329,"GeForce FX Go5200" },
367{ 0x10DE032A,"Quadro NVS 55/280 PCI" },
368{ 0x10DE032B,"Quadro FX 500/600 PCI" },
369{ 0x10DE032C,"GeForce FX Go53xx Series" },
370{ 0x10DE032D,"GeForce FX Go5100" },
371{ 0x10DE032F,"NV34GL" },
372// 0330 - 033F
373{ 0x10DE0330,"GeForce FX 5900 Ultra" },
374{ 0x10DE0331,"GeForce FX 5900" },
375{ 0x10DE0332,"GeForce FX 5900XT" },
376{ 0x10DE0333,"GeForce FX 5950 Ultra" },
377{ 0x10DE0334,"GeForce FX 5900ZT" },
378{ 0x10DE0338,"Quadro FX 3000" },
379{ 0x10DE033F,"Quadro FX 700" },
380// 0340 - 034F
381{ 0x10DE0341,"GeForce FX 5700 Ultra" },
382{ 0x10DE0342,"GeForce FX 5700" },
383{ 0x10DE0343,"GeForce FX 5700LE" },
384{ 0x10DE0344,"GeForce FX 5700VE" },
385{ 0x10DE0345,"NV36.5" },
386{ 0x10DE0347,"GeForce FX Go5700" },
387{ 0x10DE0348,"GeForce FX Go5700" },
388{ 0x10DE0349,"NV36M Pro" },
389{ 0x10DE034B,"NV36MAP" },
390{ 0x10DE034C,"Quadro FX Go1000" },
391{ 0x10DE034E,"Quadro FX 1100" },
392{ 0x10DE034F,"NV36GL" },
393// 0350 - 035F
394// 0360 - 036F
395// 0370 - 037F
396// 0380 - 038F
397{ 0x10DE038B,"GeForce 7650 GS" },
398// 0390 - 039F
399{ 0x10DE0390,"GeForce 7650 GS" },
400{ 0x10DE0391,"GeForce 7600 GT" },
401{ 0x10DE0392,"GeForce 7600 GS" },
402{ 0x10DE0393,"GeForce 7300 GT" },
403{ 0x10DE0394,"GeForce 7600 LE" },
404{ 0x10DE0395,"GeForce 7300 GT" },
405{ 0x10DE0397,"GeForce Go 7700" },
406{ 0x10DE0398,"GeForce Go 7600" },
407{ 0x10DE0399,"GeForce Go 7600 GT"},
408{ 0x10DE039A,"Quadro NVS 300M" },
409{ 0x10DE039B,"GeForce Go 7900 SE" },
410{ 0x10DE039C,"Quadro FX 560M" },
411{ 0x10DE039E,"Quadro FX 560" },
412// 03A0 - 03AF
413// 03B0 - 03BF
414// 03C0 - 03CF
415// 03D0 - 03DF
416{ 0x10DE03D0,"GeForce 6150SE nForce 430" },
417{ 0x10DE03D1,"GeForce 6100 nForce 405" },
418{ 0x10DE03D2,"GeForce 6100 nForce 400" },
419{ 0x10DE03D5,"GeForce 6100 nForce 420" },
420{ 0x10DE03D6,"GeForce 7025 / nForce 630a" },
421// 03E0 - 03EF
422// 03F0 - 03FF
423// 0400 - 040F
424{ 0x10DE0400,"GeForce 8600 GTS" },
425{ 0x10DE0401,"GeForce 8600 GT" },
426{ 0x10DE0402,"GeForce 8600 GT" },
427{ 0x10DE0403,"GeForce 8600 GS" },
428{ 0x10DE0404,"GeForce 8400 GS" },
429{ 0x10DE0405,"GeForce 9500M GS" },
430{ 0x10DE0406,"GeForce 8300 GS" },
431{ 0x10DE0407,"GeForce 8600M GT" },
432{ 0x10DE0408,"GeForce 9650M GS" },
433{ 0x10DE0409,"GeForce 8700M GT" },
434{ 0x10DE040A,"Quadro FX 370" },
435{ 0x10DE040B,"Quadro NVS 320M" },
436{ 0x10DE040C,"Quadro FX 570M" },
437{ 0x10DE040D,"Quadro FX 1600M" },
438{ 0x10DE040E,"Quadro FX 570" },
439{ 0x10DE040F,"Quadro FX 1700" },
440// 0410 - 041F
441{ 0x10DE0410,"GeForce GT 330" },
442// 0420 - 042F
443{ 0x10DE0420,"GeForce 8400 SE" },
444{ 0x10DE0421,"GeForce 8500 GT" },
445{ 0x10DE0422,"GeForce 8400 GS" },
446{ 0x10DE0423,"GeForce 8300 GS" },
447{ 0x10DE0424,"GeForce 8400 GS" },
448{ 0x10DE0425,"GeForce 8600M GS" },
449{ 0x10DE0426,"GeForce 8400M GT" },
450{ 0x10DE0427,"GeForce 8400M GS" },
451{ 0x10DE0428,"GeForce 8400M G" },
452{ 0x10DE0429,"Quadro NVS 140M" },
453{ 0x10DE042A,"Quadro NVS 130M" },
454{ 0x10DE042B,"Quadro NVS 135M" },
455{ 0x10DE042C,"GeForce 9400 GT" },
456{ 0x10DE042D,"Quadro FX 360M" },
457{ 0x10DE042E,"GeForce 9300M G" },
458{ 0x10DE042F,"Quadro NVS 290" },
459// 0430 - 043F
460// 0440 - 044F
461// 0450 - 045F
462// 0460 - 046F
463// 0470 - 047F
464// 0480 - 048F
465// 0490 - 049F
466// 04A0 - 04AF
467// 04B0 - 04BF
468// 04C0 - 04CF
469{ 0x10DE04C0,"NVIDIA G78" },
470{ 0x10DE04C1,"NVIDIA G78" },
471{ 0x10DE04C2,"NVIDIA G78" },
472{ 0x10DE04C3,"NVIDIA G78" },
473{ 0x10DE04C4,"NVIDIA G78" },
474{ 0x10DE04C5,"NVIDIA G78" },
475{ 0x10DE04C6,"NVIDIA G78" },
476{ 0x10DE04C7,"NVIDIA G78" },
477{ 0x10DE04C8,"NVIDIA G78" },
478{ 0x10DE04C9,"NVIDIA G78" },
479{ 0x10DE04CA,"NVIDIA G78" },
480{ 0x10DE04CB,"NVIDIA G78" },
481{ 0x10DE04CC,"NVIDIA G78" },
482{ 0x10DE04CD,"NVIDIA G78" },
483{ 0x10DE04CE,"NVIDIA G78" },
484{ 0x10DE04CF,"NVIDIA G78" },
485// 04D0 - 04DF
486// 04E0 - 04EF
487// 04F0 - 04FF
488// 0500 - 050F
489// 0510 - 051F
490// 0520 - 052F
491// 0530 - 053F
492{ 0x10DE0530,"GeForce 7190M / nForce 650M" },
493{ 0x10DE0531,"GeForce 7150M / nForce 630M" },
494{ 0x10DE0533,"GeForce 7000M / nForce 610M" },
495{ 0x10DE053A,"GeForce 7050 PV / nForce 630a" },
496{ 0x10DE053B,"GeForce 7050 PV / nForce 630a" },
497{ 0x10DE053E,"GeForce 7025 / nForce 630a" },
498// 0540 - 054F
499// 0550 - 055F
500// 0560 - 056F
501// 0570 - 057F
502// 0580 - 058F
503// 0590 - 059F
504// 05A0 - 05AF
505// 05B0 - 05BF
506// 05C0 - 05CF
507// 05D0 - 05DF
508// 05E0 - 05EF
509{ 0x10DE05E0,"GeForce GTX 295" },
510{ 0x10DE05E1,"GeForce GTX 280" },
511{ 0x10DE05E2,"GeForce GTX 260" },
512{ 0x10DE05E3,"GeForce GTX 285" },
513{ 0x10DE05E4,"NVIDIA GT200" },
514{ 0x10DE05E5,"NVIDIA GT200" },
515{ 0x10DE05E6,"GeForce GTX 275" },
516{ 0x10DE05E7,"nVidia Tesla C1060" },
517{ 0x10DE05E8,"NVIDIA GT200" },
518{ 0x10DE05E9,"NVIDIA GT200" },
519{ 0x10DE05EA,"GeForce GTX 260" },
520{ 0x10DE05EB,"GeForce GTX 295" },
521{ 0x10DE05EC,"NVIDIA GT200" },
522{ 0x10DE05ED,"Quadroplex 2200 D2" },
523{ 0x10DE05EE,"NVIDIA GT200" },
524{ 0x10DE05EF,"NVIDIA GT200" },
525// 05F0 - 05FF
526{ 0x10DE05F0,"NVIDIA GT200" },
527{ 0x10DE05F1,"NVIDIA GT200" },
528{ 0x10DE05F2,"NVIDIA GT200" },
529{ 0x10DE05F3,"NVIDIA GT200" },
530{ 0x10DE05F4,"NVIDIA GT200" },
531{ 0x10DE05F5,"NVIDIA GT200" },
532{ 0x10DE05F6,"NVIDIA GT200" },
533{ 0x10DE05F7,"NVIDIA GT200" },
534{ 0x10DE05F8,"Quadroplex 2200 S4" },
535{ 0x10DE05F9,"NVIDIA Quadro CX" },
536{ 0x10DE05FA,"NVIDIA GT200" },
537{ 0x10DE05FB,"NVIDIA GT200" },
538{ 0x10DE05FC,"NVIDIA GT200" },
539{ 0x10DE05FD,"Quadro FX 5800" },
540{ 0x10DE05FE,"Quadro FX 4800" },
541{ 0x10DE05FF,"Quadro FX 3800" },
542// 0600 - 060F
543{ 0x10DE0600,"GeForce 8800 GTS" },
544{ 0x10DE0601,"GeForce 9800 GT" },
545{ 0x10DE0602,"GeForce 8800 GT" },
546{ 0x10DE0603,"GeForce GT 230" },
547{ 0x10DE0604,"GeForce 9800 GX2" },
548{ 0x10DE0605,"GeForce 9800 GT" },
549{ 0x10DE0606,"GeForce 8800 GS" },
550{ 0x10DE0607,"GeForce GTS 240" },
551{ 0x10DE0608,"GeForce 9800M GTX" },
552{ 0x10DE0609,"GeForce 8800M GTS" },
553{ 0x10DE060A,"GeForce GTX 280M" },
554{ 0x10DE060B,"GeForce 9800M GT" },
555{ 0x10DE060C,"GeForce 8800M GTX" },
556{ 0x10DE060D,"GeForce 8800 GS" },
557{ 0x10DE060F,"GeForce GTX 285M" },
558// 0610 - 061F
559{ 0x10DE0610,"GeForce 9600 GSO" },
560{ 0x10DE0611,"GeForce 8800 GT" },
561{ 0x10DE0612,"GeForce 9800 GTX" },
562{ 0x10DE0613,"GeForce 9800 GTX+" },
563{ 0x10DE0614,"GeForce 9800 GT" },
564{ 0x10DE0615,"GeForce GTS 250" },
565{ 0x10DE0617,"GeForce 9800M GTX" },
566{ 0x10DE0618,"GeForce GTX 260M" },
567{ 0x10DE0619,"Quadro FX 4700 X2" },
568{ 0x10DE061A,"Quadro FX 3700" },
569{ 0x10DE061B,"Quadro VX 200" },
570{ 0x10DE061C,"Quadro FX 3600M" },
571{ 0x10DE061D,"Quadro FX 2800M" },
572{ 0x10DE061E,"Quadro FX 3700M" },
573{ 0x10DE061F,"Quadro FX 3800M" },
574// 0620 - 062F
575{ 0x10DE0620,"NVIDIA G94" },
576{ 0x10DE0621,"GeForce GT 230" },
577{ 0x10DE0622,"GeForce 9600 GT" },
578{ 0x10DE0623,"GeForce 9600 GS" },
579{ 0x10DE0624,"NVIDIA G94" },
580{ 0x10DE0625,"GeForce 9600 GSO 512"},
581{ 0x10DE0626,"GeForce GT 130" },
582{ 0x10DE0627,"GeForce GT 140" },
583{ 0x10DE0628,"GeForce 9800M GTS" },
584{ 0x10DE0629,"NVIDIA G94" },
585{ 0x10DE062A,"GeForce 9700M GTS" },
586{ 0x10DE062B,"GeForce 9800M GS" },
587{ 0x10DE062C,"GeForce 9800M GTS" },
588{ 0x10DE062D,"GeForce 9600 GT" },
589{ 0x10DE062E,"GeForce 9600 GT" },
590{ 0x10DE062F,"GeForce 9800 S" },
591// 0630 - 063F
592{ 0x10DE0630,"GeForce 9700 S" },
593{ 0x10DE0631,"GeForce GTS 160M" },
594{ 0x10DE0632,"GeForce GTS 150M" },
595{ 0x10DE0633,"NVIDIA G94" },
596{ 0x10DE0634,"NVIDIA G94" },
597{ 0x10DE0635,"GeForce 9600 GSO" },
598{ 0x10DE0636,"NVIDIA G94" },
599{ 0x10DE0637,"GeForce 9600 GT" },
600{ 0x10DE0638,"Quadro FX 1800" },
601{ 0x10DE0639,"NVIDIA G94" },
602{ 0x10DE063A,"Quadro FX 2700M" },
603{ 0x10DE063B,"NVIDIA G94" },
604{ 0x10DE063C,"NVIDIA G94" },
605{ 0x10DE063D,"NVIDIA G94" },
606{ 0x10DE063E,"NVIDIA G94" },
607{ 0x10DE063F,"NVIDIA G94" },
608// 0640 - 064F
609{ 0x10DE0640,"GeForce 9500 GT" },
610{ 0x10DE0641,"GeForce 9400 GT" },
611{ 0x10DE0642,"GeForce 8400 GS" },
612{ 0x10DE0643,"GeForce 9500 GT" },
613{ 0x10DE0644,"GeForce 9500 GS" },
614{ 0x10DE0645,"GeForce 9500 GS" },
615{ 0x10DE0646,"GeForce GT 120" },
616{ 0x10DE0647,"GeForce 9600M GT" },
617{ 0x10DE0648,"GeForce 9600M GS" },
618{ 0x10DE0649,"GeForce 9600M GT" },
619{ 0x10DE064A,"GeForce 9700M GT" },
620{ 0x10DE064B,"GeForce 9500M G" },
621{ 0x10DE064C,"GeForce 9650M GT" },
622// 0650 - 065F
623{ 0x10DE0650,"NVIDIA G96-825" },
624{ 0x10DE0651,"GeForce G 110M" },
625{ 0x10DE0652,"GeForce GT 130M" },
626{ 0x10DE0653,"GeForce GT 120M" },
627{ 0x10DE0654,"GeForce GT 220M" },
628{ 0x10DE0655,"GeForce GT 120" },
629{ 0x10DE0656,"GeForce 9650 S" },
630{ 0x10DE0657,"NVIDIA G96" },
631{ 0x10DE0658,"Quadro FX 380" },
632{ 0x10DE0659,"Quadro FX 580" },
633{ 0x10DE065A,"Quadro FX 1700M" },
634{ 0x10DE065B,"GeForce 9400 GT" },
635{ 0x10DE065C,"Quadro FX 770M" },
636{ 0x10DE065D,"NVIDIA G96" },
637{ 0x10DE065E,"NVIDIA G96" },
638{ 0x10DE065F,"GeForce G210" },
639// 0660 - 066F
640// 0670 - 067F
641// 0680 - 068F
642// 0690 - 069F
643// 06A0 - 06AF
644{ 0x10DE06A0,"NVIDIA GT214" },
645// 06B0 - 06BF
646{ 0x10DE06B0,"NVIDIA GT214" },
647// 06C0 - 06CF
648{ 0x10DE06C0,"GeForce GTX 480" },
649{ 0x10DE06C3,"GeForce GTX D12U" },
650{ 0x10DE06C4,"GeForce GTX 465" },
651{ 0x10DE06CA,"GeForce GTX 480M" },
652{ 0x10DE06CD,"GeForce GTX 470" },
653// 06D0 - 06DF
654{ 0x10DE06D1,"Tesla C2050" },
655{ 0x10DE06D2,"Tesla M2070" },
656{ 0x10DE06D8,"Quadro 6000" },
657{ 0x10DE06D9,"Quadro 5000" },
658{ 0x10DE06DA,"Quadro 5000M" },
659{ 0x10DE06DC,"Quadro 6000" },
660{ 0x10DE06DD,"Quadro 4000" },
661{ 0x10DE06DE,"Tesla M2050" },
662{ 0x10DE06DF,"Tesla M2070-Q" },
663// 06E0 - 06EF
664{ 0x10DE06E0,"GeForce 9300 GE" },
665{ 0x10DE06E1,"GeForce 9300 GS" },
666{ 0x10DE06E2,"GeForce 8400" },
667{ 0x10DE06E3,"GeForce 8400 SE" },
668{ 0x10DE06E4,"GeForce 8400 GS" },
669{ 0x10DE06E5,"GeForce 9300M GS" },
670{ 0x10DE06E6,"GeForce G100" },
671{ 0x10DE06E7,"GeForce 9300 SE" },
672{ 0x10DE06E8,"GeForce 9200M GE" },
673{ 0x10DE06E9,"GeForce 9300M GS" },
674{ 0x10DE06EA,"Quadro NVS 150M" },
675{ 0x10DE06EB,"Quadro NVS 160M" },
676{ 0x10DE06EC,"GeForce G 105M" },
677{ 0x10DE06ED,"NVIDIA G98" },
678{ 0x10DE06EF,"GeForce G 103M" },
679// 06F0 - 06FF
680{ 0x10DE06F0,"NVIDIA G98" },
681{ 0x10DE06F1,"GeForce G105M" },
682{ 0x10DE06F2,"NVIDIA G98" },
683{ 0x10DE06F3,"NVIDIA G98" },
684{ 0x10DE06F4,"NVIDIA G98" },
685{ 0x10DE06F5,"NVIDIA G98" },
686{ 0x10DE06F6,"NVIDIA G98" },
687{ 0x10DE06F7,"NVIDIA G98" },
688{ 0x10DE06F8,"Quadro NVS 420" },
689{ 0x10DE06F9,"Quadro FX 370 LP" },
690{ 0x10DE06FA,"Quadro NVS 450" },
691{ 0x10DE06FB,"Quadro FX 370M" },
692{ 0x10DE06FC,"NVIDIA G98" },
693{ 0x10DE06FD,"Quadro NVS 295" },
694{ 0x10DE06FE,"NVIDIA G98" },
695{ 0x10DE06FF,"HICx16 + Graphics" },
696// 0700 - 070F
697// 0710 - 071F
698// 0720 - 072F
699// 0730 - 073F
700// 0740 - 074F
701// 0750 - 075F
702// 0760 - 076F
703// 0770 - 077F
704// 0780 - 078F
705// 0790 - 079F
706// 07A0 - 07AF
707// 07B0 - 07BF
708// 07C0 - 07CF
709// 07D0 - 07DF
710// 07E0 - 07EF
711{ 0x10DE07E0,"GeForce 7150 / nForce 630i" },
712{ 0x10DE07E1,"GeForce 7100 / nForce 630i" },
713{ 0x10DE07E2,"GeForce 7050 / nForce 630i" },
714{ 0x10DE07E3,"GeForce 7050 / nForce 610i" },
715{ 0x10DE07E5,"GeForce 7050 / nForce 620i" },
716// 07F0 - 07FF
717// 0800 - 080F
718// 0810 - 081F
719// 0820 - 082F
720// 0830 - 083F
721// 0840 - 084F
722{ 0x10DE0840,"GeForce 8200M" },
723{ 0x10DE0844,"GeForce 9100M G" },
724{ 0x10DE0845,"GeForce 8200M G" },
725{ 0x10DE0846,"GeForce 9200" },
726{ 0x10DE0847,"GeForce 9100" },
727{ 0x10DE0848,"GeForce 8300" },
728{ 0x10DE0849,"GeForce 8200" },
729{ 0x10DE084A,"nForce 730a" },
730{ 0x10DE084B,"GeForce 9200" },
731{ 0x10DE084C,"nForce 980a/780a SLI" },
732{ 0x10DE084D,"nForce 750a SLI" },
733{ 0x10DE084F,"GeForce 8100 / nForce 720a" },
734// 0850 - 085F
735// 0860 - 086F
736{ 0x10DE0860,"GeForce 9300" },
737{ 0x10DE0861,"GeForce 9400" },
738{ 0x10DE0862,"GeForce 9400M G" },
739{ 0x10DE0863,"GeForce 9400M" },
740{ 0x10DE0864,"GeForce 9300" },
741{ 0x10DE0865,"GeForce 9300" },
742{ 0x10DE0866,"GeForce 9400M G" },
743{ 0x10DE0867,"GeForce 9400" },
744{ 0x10DE0868,"nForce 760i SLI" },
745{ 0x10DE0869,"GeForce 9400" },
746{ 0x10DE086A,"GeForce 9400" },
747{ 0x10DE086C,"GeForce 9300 / nForce 730i" },
748{ 0x10DE086D,"GeForce 9200" },
749{ 0x10DE086E,"GeForce 9100M G" },
750{ 0x10DE086F,"GeForce 8200M G" },
751// 0870 - 087F
752{ 0x10DE0870,"GeForce 9400M" },
753{ 0x10DE0871,"GeForce 9200" },
754{ 0x10DE0872,"GeForce G102M" },
755{ 0x10DE0873,"GeForce G205M" },
756{ 0x10DE0874,"ION 9300M" },
757{ 0x10DE0876,"ION 9400M" },
758{ 0x10DE087A,"GeForce 9400" },
759{ 0x10DE087D,"ION 9400M" },
760{ 0x10DE087E,"ION LE" },
761{ 0x10DE087F,"ION LE" }, // Tesla M2070-Q ??
762// 0880 - 088F
763// 0890 - 089F
764// 08A0 - 08AF
765{ 0x10DE08A0,"GeForce 320M" },
766{ 0x10DE08A1,"MCP89-MZT" },
767{ 0x10DE08A2,"GeForce 320M" },
768{ 0x10DE08A3,"GeForce 320M" },
769{ 0x10DE08A4,"GeForce 320M" },
770{ 0x10DE08A5,"GeForce 320M" },
771// 08B0 - 08BF
772{ 0x10DE08B0,"MCP83 MMD" },
773{ 0x10DE08B1,"GeForce 300M" },
774{ 0x10DE08B2,"GeForce 300M" }, // MCP83-MJ
775{ 0x10DE08B3,"MCP89 MM9" },
776// 08C0 - 08CF
777// 08D0 - 08DF
778// 08E0 - 08EF
779// 08F0 - 08FF
780// 0900 - 090F
781// 0910 - 091F
782// 0920 - 092F
783// 0930 - 093F
784// 0940 - 094F
785// 0950 - 095F
786// 0960 - 096F
787// 0970 - 097F
788// 0980 - 098F
789// 0990 - 099F
790// 09A0 - 09AF
791// 09B0 - 09BF
792// 09C0 - 09CF
793// 09D0 - 09DF
794// 09E0 - 09EF
795// 09F0 - 09FF
796// 0A00 - 0A0F
797// { 0x10DE0A00,"NVIDIA GT212" },
798// 0A10 - 0A1F
799// { 0x10DE0A10,"NVIDIA GT212" },
800// 0A20 - 0A2F
801{ 0x10DE0A20,"GeForce GT 220" },
802{ 0x10DE0A21,"D10M2-20" },
803{ 0x10DE0A22,"GeForce 315" },
804{ 0x10DE0A23,"GeForce 210" },
805{ 0x10DE0A26,"GeForce 405" },
806{ 0x10DE0A27,"GeForce 405" },
807{ 0x10DE0A28,"GeForce GT 230" },
808{ 0x10DE0A29,"GeForce GT 330M" },
809{ 0x10DE0A2A,"GeForce GT 230M" },
810{ 0x10DE0A2B,"GeForce GT 330M" },
811{ 0x10DE0A2C,"NVS 5100M" },
812{ 0x10DE0A2D,"GeForce GT 320M" },
813// 0A30 - 0A3F
814{ 0x10DE0A30,"GeForce GT 330M" },
815{ 0x10DE0A32,"GeForce GT 415" },
816{ 0x10DE0A34,"GeForce GT 240M" },
817{ 0x10DE0A35,"GeForce GT 325M" },
818{ 0x10DE0A38,"Quadro 400" },
819{ 0x10DE0A3C,"Quadro FX 880M" },
820{ 0x10DE0A3D,"N10P-ES" },
821{ 0x10DE0A3F,"GT216-INT" },
822// 0A40 - 0A4F
823// 0A50 - 0A5F
824// 0A60 - 0A6F
825{ 0x10DE0A60,"GeForce G210" },
826{ 0x10DE0A61,"NVS 2100" },
827{ 0x10DE0A62,"GeForce 205" },
828{ 0x10DE0A63,"GeForce 310" },
829{ 0x10DE0A64,"ION" },
830{ 0x10DE0A65,"GeForce 210" },
831{ 0x10DE0A66,"GeForce 310" },
832{ 0x10DE0A67,"GeForce 315" },
833{ 0x10DE0A68,"GeForce G105M" },
834{ 0x10DE0A69,"GeForce G105M" },
835{ 0x10DE0A6A,"NVS 2100M" },
836{ 0x10DE0A6C,"NVS 3100M" },
837{ 0x10DE0A6E,"GeForce 305M" },
838{ 0x10DE0A6F,"ION" },
839// 0A70 - 0A7F
840{ 0x10DE0A70,"GeForce 310M" },
841{ 0x10DE0A71,"GeForce 305M" },
842{ 0x10DE0A72,"GeForce 310M" },
843{ 0x10DE0A73,"GeForce 305M" },
844{ 0x10DE0A74,"GeForce G210M" },
845{ 0x10DE0A75,"GeForce G310M" },
846{ 0x10DE0A76,"ION" },
847{ 0x10DE0A78,"Quadro FX 380 LP" },
848// { 0x10DE0A79,"N12M-NS-S" },
849{ 0x10DE0A7A,"GeForce 315M" },
850{ 0x10DE0A7B,"GeForce 505" },
851{ 0x10DE0A7C,"Quadro FX 380M" },
852{ 0x10DE0A7D,"N11M-ES" }, //SUBIDS
853{ 0x10DE0A7E,"GT218-INT-S" },
854{ 0x10DE0A7F,"GT218-INT-B" },
855// 0A80 - 0A8F
856// 0A90 - 0A9F
857// 0AA0 - 0AAF
858// 0AB0 - 0ABF
859// 0AC0 - 0ACF
860// 0AD0 - 0ADF
861// 0AE0 - 0AEF
862// 0AF0 - 0AFF
863// 0B00 - 0B0F
864// 0B10 - 0B1F
865// 0B20 - 0B2F
866// 0B30 - 0B3F
867// 0B40 - 0B4F
868// 0B50 - 0B5F
869// 0B60 - 0B6F
870// 0B70 - 0B7F
871// 0B80 - 0B8F
872// 0B90 - 0B9F
873// 0BA0 - 0BAF
874// 0BB0 - 0BBF
875// 0BC0 - 0BCF
876// 0BD0 - 0BDF
877// 0BE0 - 0BEF
878// 0BF0 - 0BFF
879// 0C00 - 0C0F
880// 0C10 - 0C1F
881// 0C20 - 0C2F
882// 0C30 - 0C3F
883// 0C40 - 0C4F
884// 0C50 - 0C5F
885// 0C60 - 0C6F
886// 0C70 - 0C7F
887// 0C80 - 0C8F
888// 0C90 - 0C9F
889// 0CA0 - 0CAF
890{ 0x10DE0CA0,"GeForce GT 330 " },
891{ 0x10DE0CA2,"GeForce GT 320" },
892{ 0x10DE0CA3,"GeForce GT 240" },
893{ 0x10DE0CA4,"GeForce GT 340" },
894{ 0x10DE0CA5,"GeForce GT 220" },
895{ 0x10DE0CA7,"GeForce GT 330" },
896{ 0x10DE0CA8,"GeForce GTS 260M" },
897{ 0x10DE0CA9,"GeForce GTS 250M" },
898{ 0x10DE0CAC,"GeForce GT 220" },
899{ 0x10DE0CAD,"N10E-ES" }, // SUBIDS
900{ 0x10DE0CAE,"GT215-INT" },
901{ 0x10DE0CAF,"GeForce GT 335M" },
902// 0CB0 - 0CBF
903{ 0x10DE0CB0,"GeForce GTS 350M" },
904{ 0x10DE0CB1,"GeForce GTS 360M" },
905{ 0x10DE0CBC,"Quadro FX 1800M" },
906// 0CC0 - 0CCF
907// 0CD0 - 0CDF
908// 0CE0 - 0CEF
909// 0CF0 - 0CFF
910// 0D00 - 0D0F
911// 0D10 - 0D1F
912// 0D20 - 0D2F
913// 0D30 - 0D3F
914// 0D40 - 0D4F
915// 0D50 - 0D5F
916// 0D60 - 0D6F
917// 0D70 - 0D7F
918// 0D80 - 0D8F
919// 0D90 - 0D9F
920// 0DA0 - 0DAF
921// 0DB0 - 0DBF
922// 0DC0 - 0DCF
923{ 0x10DE0DC0,"GeForce GT 440" },
924// { 0x10DE0DC1,"D12-P1-35" },
925// { 0x10DE0DC2,"D12-P1-35" },
926{ 0x10DE0DC4,"GeForce GTS 450" },
927{ 0x10DE0DC5,"GeForce GTS 450" },
928{ 0x10DE0DC6,"GeForce GTS 450" },
929// { 0x10DE0DCA,"GF10x" },
930// { 0x10DE0DCC,"N12E-GS" },
931{ 0x10DE0DCD,"GeForce GT 555M" },
932{ 0x10DE0DCE,"GeForce GT 555M" },
933// { 0x10DE0DCF,"N12P-GT-B" },
934// 0DD0 - 0DDF
935{ 0x10DE0DD0,"N11E-GT" },
936{ 0x10DE0DD1,"GeForce GTX 460M" },
937{ 0x10DE0DD2,"GeForce GT 445M" },
938{ 0x10DE0DD3,"GeForce GT 435M" },
939{ 0x10DE0DD6,"GeForce GT 550M" },
940{ 0x10DE0DD8,"Quadro 2000" },
941{ 0x10DE0DDA,"Quadro 2000M" },
942{ 0x10DE0DDE,"GF106-ES" },
943{ 0x10DE0DDF,"GF106-INT" },
944// 0DE0 - 0DEF
945{ 0x10DE0DE0,"GeForce GT 440" },
946{ 0x10DE0DE1,"GeForce GT 430" },
947{ 0x10DE0DE2,"GeForce GT 420" },
948{ 0x10DE0DE3,"GeForce GT 635M" },
949{ 0x10DE0DE4,"GeForce GT 520" },
950{ 0x10DE0DE5,"GeForce GT 530" },
951{ 0x10DE0DE8,"GeForce GT 620M" },
952{ 0x10DE0DE9,"GeForce GT 630M" },
953{ 0x10DE0DEA,"GeForce GT 610M" },
954{ 0x10DE0DEB,"GeForce GT 555M" },
955{ 0x10DE0DEC,"GeForce GT 525M" },
956{ 0x10DE0DED,"GeForce GT 520M" },
957{ 0x10DE0DEE,"GeForce GT 415M" },
958{ 0x10DE0DEF,"NVS 5400M" },
959// 0DF0 - 0DFF
960{ 0x10DE0DF0,"GeForce GT 425M" },
961{ 0x10DE0DF1,"GeForce GT 420M" },
962{ 0x10DE0DF2,"GeForce GT 435M" },
963{ 0x10DE0DF3,"GeForce GT 420M" },
964{ 0x10DE0DF4,"GeForce GT 540M" },
965{ 0x10DE0DF5,"GeForce GT 525M" },
966{ 0x10DE0DF6,"GeForce GT 550M" },
967{ 0x10DE0DF7,"GeForce GT 520M" },
968{ 0x10DE0DF8,"Quadro 600" },
969{ 0x10DE0DF9,"Quadro 500M" },
970{ 0x10DE0DFA,"Quadro 1000M" },
971{ 0x10DE0DFC,"NVS 5200M" },
972{ 0x10DE0DFE,"GF108 ES" },
973{ 0x10DE0DFF,"GF108 INT" },
974// 0E00 - 0E0F
975// 0E10 - 0E1F
976// 0E20 - 0E2F
977{ 0x10DE0E21,"D12U-25" },
978{ 0x10DE0E22,"GeForce GTX 460" },
979{ 0x10DE0E23,"GeForce GTX 460 SE" },
980{ 0x10DE0E24,"GeForce GTX 460" },
981{ 0x10DE0E25,"D12U-50" },
982{ 0x10DE0E28,"GeForce GTX 460" },
983// 0E30 - 0E3F
984{ 0x10DE0E30,"GeForce GTX 470M" },
985{ 0x10DE0E31,"GeForce GTX 485M" },
986{ 0x10DE0E32,"N12E-GT" },
987{ 0x10DE0E38,"GF104GL" },
988{ 0x10DE0E3A,"Quadro 3000M" },
989{ 0x10DE0E3B,"Quadro 4000M" },
990{ 0x10DE0E3E,"GF104-ES" },
991{ 0x10DE0E3F,"GF104-INT" },
992// 0E40 - 0E4F
993// 0E50 - 0E5F
994// 0E60 - 0E6F
995// 0E70 - 0E7F
996// 0E80 - 0E8F
997// 0E90 - 0E9F
998// 0EA0 - 0EAF
999// 0EB0 - 0EBF
1000// 0EC0 - 0ECF
1001// 0ED0 - 0EDF
1002// 0EE0 - 0EEF
1003// 0EF0 - 0EFF
1004// 0F00 - 0F0F
1005{ 0x10DE0F00,"GeForce GT 630" },
1006{ 0x10DE0F01,"GeForce GT 620" },
1007{ 0x10DE0F02,"GeForce GT 730" },
1008// 0F10 - 0F1F
1009// 0F20 - 0F2F
1010// 0F30 - 0F3F
1011// 0F40 - 0F4F
1012// 0F50 - 0F5F
1013// 0F60 - 0F6F
1014// 0F70 - 0F7F
1015// 0F80 - 0F8F
1016// 0F90 - 0F9F
1017// 0FA0 - 0FAF
1018// 0FB0 - 0FBF
1019{ 0x10DE0FBB,"GeForce GTX 970" },
1020// 0FC0 - 0FCF
1021{ 0x10DE0FC0,"GeForce GT 640" },
1022{ 0x10DE0FC1,"GeForce GT 640" },
1023{ 0x10DE0FC2,"GeForce GT 630" },
1024{ 0x10DE0FC6,"GeForce GTX 650" },
1025{ 0x10DE0FC8,"GeForce GT 740" },
1026{ 0x10DE0FCD,"GeForce GT 755M" },
1027{ 0x10DE0FCE,"GeForce GT 640M LE" },
1028// 0FD0 - 0FDF
1029{ 0x10DE0FD1,"GeForce GT 650M" },
1030{ 0x10DE0FD2,"GeForce GT 640M" },
1031{ 0x10DE0FD3,"GeForce GT 640M LE" },
1032{ 0x10DE0FD4,"GeForce GTX 660M" },
1033{ 0x10DE0FD5,"GeForce GT 650M" },
1034{ 0x10DE0FD8,"GeForce GT 640M" },
1035{ 0x10DE0FD9,"GeForce GT 645M" },
1036{ 0x10DE0FDA,"GK107-ES-A1" },
1037{ 0x10DE0FDB,"GK107-ESP-A1" },
1038{ 0x10DE0FDC,"GK107-INT22-A1" },
1039{ 0x10DE0FDF,"GeForce GT 740M" },
1040// 0FE0 - 0FEF
1041{ 0x10DE0FE0,"GeForce GTX 660M" },
1042{ 0x10DE0FE1,"GeForce GT 730M" },
1043{ 0x10DE0FE3,"GeForce GT 745M" },
1044{ 0x10DE0FE4,"GeForce GT 750M" },
1045{ 0x10DE0FE5,"GeForce K340 USM" },
1046{ 0x10DE0FE6,"NVS K1 USM" },
1047{ 0x10DE0FE7,"Generic K1 USM / GRID K100" },
1048{ 0x10DE0FE9,"GeForce GT 750M" },
1049{ 0x10DE0FEA,"GeForce GT 755M" },
1050{ 0x10DE0FEF,"GRID K340" },
1051// 0FF0 - 0FFF
1052{ 0x10DE0FF0,"NB1Q" },
1053{ 0x10DE0FF1,"NVS 1000" },
1054{ 0x10DE0FF2,"GRID K1" },
1055{ 0x10DE0FF3,"Quadro K420" },
1056{ 0x10DE0FF5,"Tesla K1 USM" },
1057{ 0x10DE0FF6,"Quadro K1100M" },
1058{ 0x10DE0FF7,"Quadro K1 USM" }, // K1 USM / GRID K120Q / GRID K140Q
1059{ 0x10DE0FF8,"Quadro K500M" },
1060{ 0x10DE0FF9,"Quadro K2000D" },
1061{ 0x10DE0FFA,"Quadro K600" },
1062{ 0x10DE0FFB,"Quadro K2000M" },
1063{ 0x10DE0FFC,"Quadro K1000M" },
1064{ 0x10DE0FFD,"NVS 510" },
1065{ 0x10DE0FFE,"Quadro K2000" },
1066{ 0x10DE0FFF,"Quadro 410" },
1067// 1000 - 100F
1068{ 0x10DE1001,"GeForce GTX TITAN Z" },
1069{ 0x10DE1003,"GeForce GTX Titan LE" },
1070{ 0x10DE1004,"GeForce GTX 780" },
1071{ 0x10DE1005,"GeForce GTX Titan" },
1072{ 0x10DE1006,"GeForce GTX 780 Ti" },
1073{ 0x10DE1007,"GeForce GTX 780" },
1074{ 0x10DE1008,"GeForce GTX 780 Ti" },
1075{ 0x10DE100A,"GeForce GTX 780 Ti" },
1076//{ 0x10DE100B,"Graphics Device" }, // GK110
1077{ 0x10DE100C,"GeForce GTX Titan Black" },
1078// 1010 - 101F
1079{ 0x10DE101E,"Tesla K20X" }, // GK110GL
1080{ 0x10DE101F,"Tesla K20" },
1081// 1020 - 102F
1082{ 0x10DE1020,"Tesla K20X" },
1083{ 0x10DE1021,"Tesla K20Xm" },
1084{ 0x10DE1022,"Tesla K20c" },
1085{ 0x10DE1026,"Tesla K20s" },
1086{ 0x10DE1028,"Tesla K20m" },
1087{ 0x10DE102A,"Tesla K40t" }, // GK110BGL
1088//{ 0x10DE102B,"Graphics Device" }, // GK110BGL
1089//{ 0x10DE102C,"Graphics Device" }, // GK110BGL
1090{ 0x10DE102D,"Tesla K80" }, // GK110BGL (2x)
1091{ 0x10DE102E,"Tesla K40d" }, // GK110BGL
1092{ 0x10DE102F,"Tesla Stella Solo" }, // GK110BGL
1093// 1030 - 103F
1094//{ 0x10DE1030,"" }, // GK110
1095{ 0x10DE103F,"Tesla Stella SXM" }, // GK110
1096// 1040 - 104F
1097{ 0x10DE1040,"GeForce GT 520" },
1098// { 0x10DE1041,"D13M1-45" },
1099{ 0x10DE1042,"GeForce 510" },
1100{ 0x10DE1048,"GeForce 605" },
1101{ 0x10DE1049,"GeForce GT 620" },
1102{ 0x10DE104A,"GeForce GT 610" },
1103{ 0x10DE104B,"GeForce GT 625 (OEM)" },
1104{ 0x10DE104C,"GeForce GT 705" }, // GF119
1105{ 0x10DE104D," GeForce GT 710" }, // GF119
1106// 1050 - 105F
1107{ 0x10DE1050,"GeForce GT 520M" },
1108{ 0x10DE1051,"GeForce GT 520MX" },
1109{ 0x10DE1052,"GeForce GT 520M" },
1110{ 0x10DE1054,"GeForce GT 410M" },
1111{ 0x10DE1055,"GeForce 410M" },
1112{ 0x10DE1056,"Quadro NVS 4200M" },
1113{ 0x10DE1057,"Quadro NVS 4200M" },
1114{ 0x10DE1058,"GeForce GT 610M" },
1115{ 0x10DE1059,"GeForce 610M" },
1116{ 0x10DE105A,"GeForce 610M" },
1117{ 0x10DE105B,"GeForce 705A" },
1118// 1060 - 106F
1119// 1070 - 107F
1120{ 0x10DE107C,"Quadro NVS 315" },
1121{ 0x10DE107D,"Quadro NVS 310" },
1122// { 0x10DE107E,"GF119-INT" },
1123{ 0x10DE107F,"GF119-ES" },
1124// 1080 - 108F
1125{ 0x10DE1080,"GeForce GTX 580" },
1126{ 0x10DE1081,"GeForce GTX 570" },
1127{ 0x10DE1082,"GeForce GTX 560 Ti" },
1128{ 0x10DE1083,"D13U" },
1129{ 0x10DE1084,"GeForce GTX 560" },
1130{ 0x10DE1086,"GeForce GTX 570 HD" },
1131{ 0x10DE1087,"GeForce GTX 560 Ti-448" },
1132{ 0x10DE1088,"GeForce GTX 590" },
1133{ 0x10DE1089,"GeForce GTX 580" },
1134{ 0x10DE108B,"GeForce GTX 590" },
1135// { 0x10DE108C,"D13U" },
1136{ 0x10DE108E,"Tesla C2090" },
1137// 1090 - 109F
1138{ 0x10DE1091,"Tesla M2090" }, // X2090
1139{ 0x10DE1094,"Tesla M2075" },
1140{ 0x10DE1096,"Tesla C2075" },
1141{ 0x10DE1098,"D13U" },
1142{ 0x10DE109A,"Quadro 5010M" },
1143{ 0x10DE109B,"Quadro 7000" },
1144// 10A0 - 10AF
1145// 10B0 - 10BF
1146// 10C0 - 10CF
1147{ 0x10DE10C0,"GeForce 9300 GS" },
1148{ 0x10DE10C3,"GeForce 8400 GS" },
1149{ 0x10DE10C4,"ION" },
1150{ 0x10DE10C5,"GeForce 405" },
1151// 10D0 - 10DF
1152{ 0x10DE10D8,"Quadro NVS 300" },
1153// 10E0 - 10EF
1154// 10F0 - 10FF
1155// 1100 - 110F
1156// 1110 - 111F
1157// 1120 - 112F
1158// 1130 - 113F
1159// 1140 - 114F
1160{ 0x10DE1140,"GeForce GT 610M" },
1161{ 0x10DE1141,"GeForce 610M" },
1162{ 0x10DE1142,"GeForce 620M" },
1163{ 0x10DE1143,"N13P-GV" },
1164{ 0x10DE1144,"GF117" },
1165{ 0x10DE1145,"GF117" },
1166{ 0x10DE1146,"GF117" },
1167{ 0x10DE1147,"GF117" },
1168{ 0x10DE1149,"GF117-ES" },
1169{ 0x10DE114A,"GF117-INT" },
1170{ 0x10DE114B,"PCI-GEN3-B" },
1171{ 0x10DE1150,"N13M-NS" },
1172// 1160 - 116F
1173// 1170 - 117F
1174// 1180 - 118F
1175{ 0x10DE1180,"GeForce GTX 680" },
1176{ 0x10DE1182,"GeForce GTX 760 Ti" },
1177{ 0x10DE1183,"GeForce GTX 660 Ti" },
1178{ 0x10DE1184,"GeForce GTX 770" },
1179{ 0x10DE1185,"GeForce GTX 660 OEM" },
1180{ 0x10DE1187,"GeForce GTX 760" },
1181{ 0x10DE1188,"GeForce GTX 690" },
1182{ 0x10DE1189,"GeForce GTX 670" },
1183{ 0x10DE118A,"GRID K520" },
1184{ 0x10DE118B,"GRID K200" }, // GRID K2 GeForce USM
1185{ 0x10DE118E,"GeForce GTX 760 (192-bit)" },
1186{ 0x10DE118F,"Tesla K10" },
1187// 1190 - 119F
1188{ 0x10DE1191,"GeForce GTX 760" }, // GK104
1189{ 0x10DE1192,"GeForce GK104" },
1190{ 0x10DE1193,"GeForce GTX 760 Ti" },
1191{ 0x10DE1194,"Tesla K8" }, // GK104
1192{ 0x10DE1195,"GeForce GTX 660" },
1193{ 0x10DE1198,"GeForce GTX 880M" },
1194{ 0x10DE1199,"GeForce GTX 870M" },
1195{ 0x10DE119A,"GeForce GTX 860M" },
1196{ 0x10DE119D,"GeForce GTX 775M" }, // Mac Edition
1197{ 0x10DE119E,"GeForce GTX 780M" }, // Mac Edition
1198{ 0x10DE119F,"GeForce GTX 780M" },
1199// 11A0 - 11AF
1200{ 0x10DE11A0,"GeForce GTX 680M" },
1201{ 0x10DE11A1,"GeForce GTX 670MX" },
1202{ 0x10DE11A2,"GeForce GTX 675MX" }, // Mac Edition
1203{ 0x10DE11A3,"GeForce GTX 680MX" },
1204{ 0x10DE11A7,"GeForce GTX 675MX" },
1205{ 0x10DE11AF,"GRID IceCube" }, // GF104M
1206// 11B0 - 11BF
1207{ 0x10DE11B0,"GRID K240Q" }, // K260Q vGPU
1208{ 0x10DE11B1,"GRID K2 Tesla USM" },
1209{ 0x10DE11B4,"Quadro K4200" },
1210{ 0x10DE11B6,"Quadro K3100M" },
1211{ 0x10DE11B7,"Quadro K4100M" },
1212{ 0x10DE11B8,"Quadro K5100M" },
1213{ 0x10DE11BA,"Quadro K5000" },
1214{ 0x10DE11BB,"Quadro 4100" },
1215{ 0x10DE11BC,"Quadro K5000M" },
1216{ 0x10DE11BD,"Quadro K4000M" },
1217{ 0x10DE11BE,"Quadro K3000M" },
1218{ 0x10DE11BF,"GRID K2" },
1219// 11C0 - 11CF
1220{ 0x10DE11C0,"GeForce GTX 660" },
1221{ 0x10DE11C2,"GeForce GTX 650 Ti BOOST" },
1222{ 0x10DE11C3,"GeForce GTX 650 Ti" },
1223{ 0x10DE11C4,"GeForce GTX 645" },
1224{ 0x10DE11C6,"GeForce GTX 650 Ti" },
1225{ 0x10DE11C7,"GeForce GTX 750 Ti" },
1226{ 0x10DE11C8,"GeForce GTX 650 OEM" },
1227// 11D0 - 11DF
1228{ 0x10DE11D0,"GK106-INT353" },
1229// 11E0 - 11EF
1230{ 0x10DE11E0,"GeForce GTX 770M" },
1231{ 0x10DE11E1,"GeForce GTX 765M" },
1232{ 0x10DE11E2,"GeForce GTX 765M" },
1233{ 0x10DE11E3,"GeForce GTX 760M" },
1234// 11F0 - 11FF
1235{ 0x10DE11FA,"Quadro K4000" },
1236{ 0x10DE11FC,"Quadro 2100M" },
1237{ 0x10DE11FF,"NB1Q" }, //
1238// 1200 - 120F
1239{ 0x10DE1200,"GeForce GTX 560 Ti" },
1240{ 0x10DE1201,"GeForce GTX 560" },
1241{ 0x10DE1202,"GeForce GTX 560 Ti" },
1242{ 0x10DE1203,"GeForce GTX 460 SE v2" },
1243{ 0x10DE1205,"GeForce GTX 460 v2" },
1244{ 0x10DE1206,"GeForce GTX 555" },
1245{ 0x10DE1207,"GeForce GT 645" },
1246{ 0x10DE1208,"GeForce GTX 560 SE" },
1247{ 0x10DE1210,"GeForce GTX 570M" },
1248{ 0x10DE1211,"GeForce GTX 580M" },
1249{ 0x10DE1212,"GeForce GTX 675M" },
1250{ 0x10DE1213,"GeForce GTX 670M" },
1251{ 0x10DE121F,"GF114-INT" },
1252{ 0x10DE1240,"GeForce GT 620M" },
1253{ 0x10DE1241,"GeForce GT 545" },
1254{ 0x10DE1243,"GeForce GT 545" },
1255{ 0x10DE1244,"GeForce GTX 550 Ti" },
1256{ 0x10DE1245,"GeForce GTS 450" },
1257{ 0x10DE1246,"GeForce GT 550M" },
1258{ 0x10DE1247,"GeForce GT 555M" },
1259{ 0x10DE1248,"GeForce GT 555M" },
1260{ 0x10DE1249,"GeForce GTS 450" },
1261{ 0x10DE124B,"GeForce GT 640" },
1262{ 0x10DE124D,"GeForce GT 555M" },
1263{ 0x10DE1250,"GF116-INT" },
1264{ 0x10DE1251,"GeForce GTX 560M" },
1265// 1260 - 126F
1266// 1270 - 127F
1267// 1280 - 128F
1268{ 0x10DE1280,"GeForce GT 635" },
1269{ 0x10DE1281,"GeForce GT 710" },
1270{ 0x10DE1282,"GeForce GT 640" },
1271{ 0x10DE1284,"GeForce GT 630" },
1272{ 0x10DE1286,"GeForce GT 720" },
1273{ 0x10DE1287,"GeForce GT 730" }, // GK208
1274// 1290 - 129F
1275{ 0x10DE1290,"GeForce GT 730M" },
1276{ 0x10DE1291,"GeForce GT 735M" },
1277{ 0x10DE1292,"GeForce GT 740M" },
1278{ 0x10DE1293,"GeForce GT 730M" },
1279{ 0x10DE1294,"GeForce GT 740M" },
1280{ 0x10DE1295,"GeForce GT 710M" },
1281{ 0x10DE1296,"GeForce 825M" }, // GK208M
1282{ 0x10DE1298,"GeForce GT 720M" },
1283// 12A0 - 12AF
1284{ 0x10DE12A0,"GK208" },
1285{ 0x10DE12AF,"GK208-INT" },
1286{ 0x10DE12B0,"GK208-CS-Q" },
1287{ 0x10DE12B9,"Quadro K610M" },
1288{ 0x10DE12BA,"Quadro K510M" },
1289// 12B0 - 12BF
1290// 12C0 - 12CF
1291// 12D0 - 12DF
1292// 12E0 - 12EF
1293// 12F0 - 12FF
1294{ 0x10DE1340,"GeForce 830M" },
1295{ 0x10DE1341,"GeForce 840M" },
1296{ 0x10DE1380,"GeForce GTX 750 Ti" },
1297{ 0x10DE1381,"GeForce GTX 750" },
1298{ 0x10DE1382,"GeForce GTX 745" },
1299//{ 0x10DE1383,"Graphics Device" }, // GM107
1300{ 0x10DE1389,"GRID M3" }, // GM107
1301{ 0x10DE1390,"GeForce 845M" },
1302{ 0x10DE1391,"GeForce GTX 850M" },
1303{ 0x10DE1392,"GeForce GTX 860M" },
1304{ 0x10DE1393,"GeForce 840M" },
1305{ 0x10DE1398,"GeForce 845M" }, //
1306{ 0x10DE13AD,"GM107 INT52" }, //
1307{ 0x10DE13AE,"GM107 CS1" }, //
1308//{ 0x10DE13AF,"Graphics Device" }, // GM107GLM
1309{ 0x10DE13B3,"Quadro K2200M" }, //
1310{ 0x10DE13BA,"Quadro K2200" },
1311{ 0x10DE13BB,"Quadro K620" },
1312{ 0x10DE13BD,"Tesla M40" }, // GM107GLM
1313{ 0x10DE13BE,"GM107 CS1" }, //
1314{ 0x10DE13BF,"GM107 INT52" }, //
1315// 12B0 - 12BF
1316{ 0x10DE13C0,"GeForce GTX 980" }, // GM107GLM
1317//{ 0x10DE13C1,"Graphics Device" }, // GM107GLM
1318{ 0x10DE13C2,"GeForce GTX 970" }, // GM107GLM
1319//{ 0x10DE13C3,"Graphics Device" }, // GM107GLM
1320{ 0x10DE13D7,"GeForce GTX 980M" }, //
1321{ 0x10DE13D8,"GeForce GTX 970M" }, //
1322{ 0x10DE13D9,"GeForce GTX 965M" },
1323//{ 0x10DE13F0,"Graphics Device" }, // GM107GLM
1324//{ 0x10DE13F1,"Graphics Device" }, // GM107GLM
1325//{ 0x10DE1401,"Graphics Device" }, //
1326//{ 0x10DE1402,"Graphics Device" }, //
1327//{ 0x10DE143F,"Graphics Device" }, //
1328//{ 0x10DE1600,"Graphics Device" }, //
1329//{ 0x10DE1601,"Graphics Device" }, //
1330//{ 0x10DE1602,"Graphics Device" }, //
1331//{ 0x10DE1603,"Graphics Device" }, //
1332//{ 0x10DE1630,"Graphics Device" }, //
1333//{ 0x10DE1631,"Graphics Device" }, //
1334//{ 0x10DE1780,"Graphics Device" }, //
1335//{ 0x10DE1781,"Graphics Device" }, //
1336//{ 0x10DE1782,"Graphics Device" }, //
1337//{ 0x10DE1783,"Graphics Device" }, //
1338{ 0x10DE1789,"GRID M3-3020" }, //
1339{ 0x10DE1790,"N15S-GX" }, //
1340{ 0x10DE1791,"N15P-GT" }, //
1341{ 0x10DE1792,"N15P-GX" }, //
1342//{ 0x10DE17B3,"Quadro" }, //
1343//{ 0x10DE17BA,"Quadro" }, //
1344//{ 0x10DE17BB,"Quadro" }, //
1345//{ 0x10DE17BD,"Graphics Device" }, //
1346{ 0x10DE17BE,"GM107 CS1" }, // GM107
1347//{ 0x10DE17C1,"Graphics Device" }, //
1348//{ 0x10DE17C2,"Graphics Device" }, //
1349//{ 0x10DE17EE,"Graphics Device" }, //
1350//{ 0x10DE17EF,"Graphics Device" }, //
1351{ 0x10DE17F0,"Quadro M6000" }
1352//{ 0x10DE17FF,"Graphics Device" }, //
1353};
1354
1355static nvidia_card_info_t nvidia_card_exceptions[] = {
1356 /* ========================================================================================
1357 * Layout is device(VendorId + DeviceId), subdev (SubvendorId + SubdeviceId), display name.
1358 * ========================================================================================
1359 */
1360 /* ------ Specific DeviceID and SubDevID. ------ */
1361// 0000 - 00FF
1362{ 0x10DE0040,0x10438178,"Asus V9999 Ultra V62.11" },
1363{ 0x10DE0040,0x1043817D,"Asus V9999GT V61.21" },
1364{ 0x10DE0040,0x7FFFFFFF,"GeForce 6800 Ultra [NV40.0]" },
1365// 0100 - 01FF
1366{ 0x10DE01D7,0x102801C2,"Dell Quadro NVS 110M" },
1367{ 0x10DE01D7,0x102801CC,"Dell Quadro NVS 110M" },
1368{ 0x10DE01D7,0x10DE014B,"nVidia Quadro NVS 110M" },
1369
1370{ 0x10DE01D8,0x102801CC,"Dell Quadro NVS 120M" },
1371{ 0x10DE01D8,0x10282003,"Dell Quadro NVS 120M" },
1372
1373{ 0x10DE01DA,0x10280407,"Dell GeForce 7300 LE" },
1374// 0200 - 02FF
1375{ 0x10DE025B,0x10480D23,"ELSA Gloria4 700XGL" },
1376// 0300 - 03FF
1377{ 0x10DE0391,0x10DE047A,"Galaxy GeForce 7600 GT" },
1378{ 0x10DE0391,0x19F120DE,"Galaxy GeForce 7600 GT" },
1379
1380{ 0x10DE0393,0x00000400,"Apple GeForce 7300GT" },
1381// 0400 - 04FF
1382{ 0x10DE0402,0x10DE0439,"Galaxy 8600GT" },
1383{ 0x10DE0402,0x10DE0505,"Galaxy 8600GT" },
1384// 0500 - 05FF
1385{ 0x10DE05E2,0x104382EB,"ASUS ENGTX260" },
1386{ 0x10DE05E2,0x16822390,"HFX GeForce GTX 260" },
1387{ 0x10DE05E2,0x17870000,"HIS GeForce GTX 260" },
1388
1389{ 0x10DE05E6,0x10B00401,"Gainward GeForce GTX 285" },
1390
1391{ 0x10DE05E7,0x10DE0595,"nVidia Tesla T10 Processor" },
1392{ 0x10DE05E7,0x10DE066A,"nVidia Tesla C1060" },
1393{ 0x10DE05E7,0x10DE068F,"nVidia Tesla T10 Processor" },
1394{ 0x10DE05E7,0x10DE0697,"nVidia Tesla M1060" },
1395{ 0x10DE05E7,0x10DE0714,"nVidia Tesla M1060" },
1396{ 0x10DE05E7,0x10DE0743,"nVidia Tesla M1060" },
1397// 0600 - 06FF
1398{ 0x10DE0600,0x10DE0000,"Abit GeForce 8800 GTS" },
1399
1400{ 0x10DE0605,0x145834A2,"Gigabyte GV-N98TOC-512H" },
1401
1402{ 0x10DE0608,0x15880577,"Solidum GeForce 9800M GTX" },
1403
1404{ 0x10DE0609,0x11700121,"Inventec GeForce 8800M GTS" },
1405
1406{ 0x10DE0612,0x104382A6,"Asus GeForce 9800 GTX+" },
1407{ 0x10DE0612,0x10DE0571,"nVidia GeForce 9800 GTX+" },
1408{ 0x10DE0612,0x10DE0592,"nVidia GeForce 9800 GTX+" },
1409{ 0x10DE0612,0x3842C842,"EVGA GeForce 9800 GTX+" },
1410{ 0x10DE0612,0x3842C875,"EVGA GeForce 9800 GTX+" },
1411
1412{ 0x10DE0615,0x10480F67,"ELSA GeForce GTS 250" },
1413{ 0x10DE0615,0x10DE0592,"Palit GeForce GTS 250" },
1414{ 0x10DE0615,0x10DE0593,"Palit GeForce GTS 250" },
1415{ 0x10DE0615,0x10DE0652,"Palit GeForce GTS 250" },
1416{ 0x10DE0615,0x10DE0719,"Palit GeForce GTS 250" },
1417{ 0x10DE0615,0x10DE079E,"Palit GeForce GTS 250" },
1418{ 0x10DE0615,0x11503842,"TMC GeForce GTS 250" }, // Thinking Machines Corporation
1419{ 0x10DE0615,0x11513842,"JAE GeForce GTS 250" },
1420{ 0x10DE0615,0x11553842,"Pine GeForce GTS 250" },
1421{ 0x10DE0615,0x11563842,"Periscope GeForce GTS 250" },
1422
1423{ 0x10DE0618,0x10432028,"Asus GeForce GTX 170M" },
1424{ 0x10DE0618,0x1043202B,"Asus GeForce GTX 680" },
1425
1426{ 0x10DE0622,0x104382AC,"Asus EN9600GT Magic" },
1427
1428{ 0x10DE0640,0x10DE077F,"Inno3D GeForce 9500GT HDMI" },
1429
1430{ 0x10DE0649,0x1043202D,"Asus GeForce GT 220M" },
1431
1432{ 0x10DE06CD,0x10DE079F,"Point of View GeForce GTX 470" },
1433{ 0x10DE06CD,0x14622220,"MSi GeForce GTX 470 Twin Frozr II" },
1434
1435{ 0x10DE06D1,0x10DE0771,"nVidia Tesla C2050" },
1436{ 0x10DE06D1,0x10DE0772,"nVidia Tesla C2070" },
1437
1438{ 0x10DE06D2,0x10DE0774,"nVidia Tesla M2070" },
1439{ 0x10DE06D2,0x10DE0830,"nVidia Tesla M2070" },
1440{ 0x10DE06D2,0x10DE0842,"nVidia Tesla M2070" },
1441{ 0x10DE06D2,0x10DE088F,"nVidia Tesla X2070" },
1442{ 0x10DE06D2,0x10DE0908,"nVidia Tesla M2070" },
1443
1444{ 0x10DE06DE,0x10DE0773,"nVidia Tesla S2050" },
1445{ 0x10DE06DE,0x10DE0830,"nVidia Tesla M2070" },
1446{ 0x10DE06DE,0x10DE0831,"nVidia Tesla M2070" },
1447{ 0x10DE06DE,0x10DE0832,"nVidia Tesla M2070" },
1448{ 0x10DE06DE,0x10DE0840,"nVidia Tesla X2070" },
1449
1450{ 0x10DE06E4,0x10438322,"Asus EN8400GS" },
1451{ 0x10DE06E4,0x14583475,"GV-NX84S256HE [GeForce 8400 GS]" },
1452
1453{ 0x10DE06E8,0x10280262,"Dell GeForce 9200M GS" },
1454{ 0x10DE06E8,0x10280271,"Dell GeForce 9200M GS" },
1455{ 0x10DE06E8,0x10280272,"Dell GeForce 9200M GS" },
1456{ 0x10DE06E8,0x103C30F4,"HP GeForce 9200M GS" },
1457{ 0x10DE06E8,0x103C30F7,"HP GeForce 9200M GS" },
1458{ 0x10DE06E8,0x103C3603,"HP GeForce 9200M GS" },
1459// 0700 - 07FF
1460// 0800 - 08FF
1461{ 0x10DE0873,0x104319B4,"Asus GeForce G102M" },
1462// 0900 - 09FF
1463// 0A00 - 0AFF
1464{ 0x10DE0A6F,0x12974003,"Shuttle XS 3510MA" },
1465
1466{ 0x10DE0A70,0x17AA3605,"Lenovo ION" },
1467
1468{ 0x10DE0A73,0x17AA3607,"Lenovo ION" },
1469{ 0x10DE0A73,0x17AA3610,"Lenovo ION" },
1470
1471{ 0x10DE0A75,0x17AA3605,"Lenovo ION" },
1472// 0B00 - 0BFF
1473// 0C00 - 0CFF
1474{ 0x10DE0CA3,0x14628041,"MSi VN240GT-MD1G" },
1475{ 0x10DE0CA3,0x16423926,"Bitland GeForce GT 230" },
1476// 0D00 - 0DFF
1477{ 0x10DE0DD8,0x10DE0914,"nVidia Quadro 2000D" },
1478
1479{ 0x10DE0DEF,0x17AA21F3,"Lenovo NVS 5400M" },
1480{ 0x10DE0DEF,0x17AA21F4,"Lenovo NVS 5400M" },
1481{ 0x10DE0DEF,0x17AA21F5,"Lenovo NVS 5400M" },
1482{ 0x10DE0DEF,0x17AA21F6,"Lenovo NVS 5400M" },
1483{ 0x10DE0DEF,0x17AA5005,"Lenovo NVS 5400M" },
1484
1485// 0E00 - 0EFF
1486{ 0x10DE0E22,0x1043835D,"Asus ENGTX460" },
1487
1488{ 0x10DE0E23,0x10B00401,"Gainward GeForce GTX 460" },
1489// 0F00 - 0FFF
1490{ 0x10DE0FBB,0x38422974,"EVGA GTX 970 OC" },
1491{ 0x10DE0FD2,0x10280595,"Dell GeForce GT 640M LE" },
1492{ 0x10DE0FD2,0x102805B2,"Dell GeForce GT 640M LE" },
1493// 1000 - 10FF
1494{ 0x10DE1080,0x14622561,"MSI N580GTX Lightning" },
1495{ 0x10DE1080,0x14622563,"MSI N580GTX Lightning" },
1496
1497{ 0x10DE1086,0x10DE0871,"Inno3D GeForce GTX 570" },
1498
1499{ 0x10DE1087,0x104383D6,"Asus ENGTX560Ti448 DCII" },
1500
1501{ 0x10DE1091,0x10DE088E,"nVidia Tesla X2090" },
1502{ 0x10DE1091,0x10DE0891,"nVidia Tesla X2090" },
1503
1504{ 0x10DE1094,0x10DE0888,"nVidia Tesla M2075" },
1505
1506{ 0x10DE1096,0x10DE0910,"nVidia Tesla C2075" },
1507{ 0x10DE1096,0x10DE0911,"nVidia Tesla C2050" },
1508
1509// 1100 - 11FF
1510{ 0x10DE1140,0x1025064A,"Acer GeForce GT 620M" },
1511{ 0x10DE1140,0x1025064C,"Acer GeForce GT 620M" },
1512{ 0x10DE1140,0x10250680,"Acer GeForce GT 620M" },
1513{ 0x10DE1140,0x10250692,"Acer GeForce GT 620M" },
1514{ 0x10DE1140,0x10250694,"Acer GeForce GT 620M" },
1515{ 0x10DE1140,0x10250702,"Acer GeForce GT 620M" },
1516{ 0x10DE1140,0x10250719,"Acer GeForce GT 620M" },
1517{ 0x10DE1140,0x10250725,"Acer GeForce GT 620M" },
1518{ 0x10DE1140,0x10250728,"Acer GeForce GT 620M" },
1519{ 0x10DE1140,0x1025072B,"Acer GeForce GT 620M" },
1520{ 0x10DE1140,0x1025072E,"Acer GeForce GT 620M" },
1521{ 0x10DE1140,0x10250732,"Acer GeForce GT 620M" },
1522{ 0x10DE1140,0x10280565,"Dell GeForce GT 630M" },
1523{ 0x10DE1140,0x10280568,"Dell GeForce GT 630M" },
1524{ 0x10DE1140,0x144DC0D5,"Samsung GeForce GT 630M" },
1525{ 0x10DE1140,0x17AA500D,"Lenovo GeForce GT 620M" },
1526{ 0x10DE1140,0x1B0A20DD,"Pegatron GeForce GT 620M" },
1527{ 0x10DE1140,0x1B0A20FD,"Pegatron GeForce GT 620M" },
1528
1529{ 0x10DE1180,0x00001255,"Afox GTX 680" },
1530{ 0x10DE1180,0x104383F0,"Asus GTX680-2GD5" },
1531{ 0x10DE1180,0x104383F6,"Asus GTX 680 Direct CU II" },
1532{ 0x10DE1180,0x104383F7,"Asus GTX 680 Direct CU II" },
1533{ 0x10DE1180,0x1458353C,"GV-N680OC-2GD WindForce GTX 680 OC" },
1534{ 0x10DE1180,0x14622820,"MSi N680GTX TwinFrozer" },
1535{ 0x10DE1180,0x14622830,"MSi GTX 680 Lightning" },
1536{ 0x10DE1180,0x14622831,"MSi GTX 680 Lightning LN2" },
1537{ 0x10DE1180,0x15691180,"Palit GTX 680 JetStream" },
1538{ 0x10DE1180,0x15691181,"Palit GTX 680 JetStream" },
1539{ 0x10DE1180,0x15691189,"Palit GTX 680 JetStream" },
1540{ 0x10DE1180,0x38422682,"EVGA GTX 680 SC" },
1541{ 0x10DE1180,0x38422683,"EVGA GTX 680 SC" },
1542
1543{ 0x10DE1185,0x10DE106F,"nVidia GeForce GTX 760 OEM" }, // GK104
1544
1545{ 0x10DE1187,0x14583614,"GV-N760OC-4GD" },
1546
1547{ 0x10DE1189,0x10438405,"Asus GTX 670 Direct CU II TOP" },
1548{ 0x10DE1189,0x15691189,"Palit GTX 670 JetStream" },
1549{ 0x10DE1189,0x19DA1255,"Zotac GTX 670 AMP! Edition" },
1550
1551{ 0x10DE11A1,0x15587102,"Clevo N13E-GR" },
1552
1553{ 0x10DE11C0,0x10DE0995,"Inno3D GeForce GTX660" },
1554{ 0x10DE11C0,0x1458354E,"GV-N660OC-2GD" },
1555
1556{ 0x10DE11C6,0x1043842A,"GTX650TI-1GD5" },
1557// 1200 - 12FF
1558{ 0x10DE1247,0x10432119,"Asus GeForce GT 670M" },
1559{ 0x10DE1247,0x10432120,"Asus GeForce GT 670M" },
1560{ 0x10DE1247,0x1043212A,"Asus GeForce GT 635M" },
1561{ 0x10DE1247,0x1043212B,"Asus GeForce GT 635M" },
1562{ 0x10DE1247,0x1043212C,"Asus GeForce GT 635M" },
1563{ 0x10DE1247,0x152D0930,"Quanta GeForce GT 635M" },
1564
1565{ 0x10DE1248,0x152D0930,"Quanta GeForce GT 635M" },
1566
1567{ 0x10DE124D,0x146210CC,"MSi GeForce GT 635M" },
1568};
1569
1570static int patch_nvidia_rom(uint8_t *rom)
1571{
1572uint8_tnum_outputs= 0;
1573uint8_ti= 0;
1574uint8_tdcbtable_version;
1575uint8_theaderlength= 0;
1576uint8_tnumentries= 0;
1577uint8_trecordlength= 0;
1578uint8_tchannel1= 0;
1579uint8_tchannel2= 0;
1580uint16_tdcbptr;
1581uint8_t*dcbtable;
1582uint8_t*togroup;
1583inthas_lvds= false;
1584struct dcbentry {
1585uint8_t type;
1586uint8_t index;
1587uint8_t *heads;
1588} entries[MAX_NUM_DCB_ENTRIES];
1589
1590DBG("patch_nvidia_rom.\n");
1591if (!rom || (rom[0] != 0x55 && rom[1] != 0xaa))
1592{
1593DBG("False ROM signature: 0x%02x%02x\n", rom[0], rom[1]);
1594return PATCH_ROM_FAILED;
1595}
1596
1597dcbptr = *(uint16_t *)&rom[0x36];
1598
1599if (!dcbptr)
1600{
1601DBG("no dcb table found\n");
1602return PATCH_ROM_FAILED;
1603}
1604//else
1605//{
1606//DBG("dcb table at offset 0x%04x\n", dcbptr);
1607//}
1608
1609dcbtable= &rom[dcbptr];
1610dcbtable_version= dcbtable[0];
1611
1612if (dcbtable_version >= 0x20)
1613{
1614uint32_t sig;
1615
1616if (dcbtable_version >= 0x30)
1617{
1618headerlength= dcbtable[1];
1619numentries= dcbtable[2];
1620recordlength= dcbtable[3];
1621
1622sig = *(uint32_t *)&dcbtable[6];
1623}
1624else
1625{
1626sig = *(uint32_t *)&dcbtable[4];
1627headerlength = 8;
1628}
1629
1630if (sig != 0x4edcbdcb)
1631{
1632DBG("Bad display config block signature (0x%8x)\n", sig); //Azi: issue #48
1633return PATCH_ROM_FAILED;
1634}
1635}
1636else if (dcbtable_version >= 0x14) { /* some NV15/16, and NV11+ */
1637char sig[8];
1638
1639strncpy(sig, (char *)&dcbtable[-7], 7);
1640sig[7] = 0;
1641recordlength = 10;
1642
1643if (strcmp(sig, "DEV_REC"))
1644{
1645DBG("Bad Display Configuration Block signature (%s)\n", sig);
1646return PATCH_ROM_FAILED;
1647}
1648}
1649else
1650{
1651DBG("ERROR: dcbtable_version is 0x%X\n", dcbtable_version);
1652return PATCH_ROM_FAILED;
1653}
1654
1655if (numentries >= MAX_NUM_DCB_ENTRIES)
1656{
1657numentries = MAX_NUM_DCB_ENTRIES;
1658}
1659
1660for (i = 0; i < numentries; i++)
1661{
1662uint32_t connection;
1663connection = *(uint32_t *)&dcbtable[headerlength + recordlength * i];
1664
1665/* Should we allow discontinuous DCBs? Certainly DCB I2C tables can be discontinuous */
1666if ((connection & 0x0000000f) == 0x0000000f) /* end of records */
1667{
1668continue;
1669}
1670if (connection == 0x00000000) /* seen on an NV11 with DCB v1.5 */
1671{
1672continue;
1673}
1674if ((connection & 0xf) == 0x6) /* we skip type 6 as it doesnt appear on macbook nvcaps */
1675{
1676continue;
1677}
1678
1679entries[num_outputs].type = connection & 0xf;
1680entries[num_outputs].index = num_outputs;
1681entries[num_outputs++].heads = (uint8_t*)&(dcbtable[(headerlength + recordlength * i) + 1]);
1682
1683}
1684
1685for (i = 0; i < num_outputs; i++)
1686{
1687if (entries[i].type == 3)
1688{
1689has_lvds = true;
1690//DBG("found LVDS\n");
1691channel1 |= ( 0x1 << entries[i].index );
1692entries[i].type = TYPE_GROUPED;
1693}
1694}
1695
1696// if we have a LVDS output, we group the rest to the second channel
1697if (has_lvds)
1698{
1699for (i = 0; i < num_outputs; i++)
1700{
1701if (entries[i].type == TYPE_GROUPED)
1702{
1703continue;
1704}
1705
1706channel2 |= ( 0x1 << entries[i].index );
1707entries[i].type = TYPE_GROUPED;
1708}
1709}
1710else
1711{
1712int x;
1713// we loop twice as we need to generate two channels
1714for (x = 0; x <= 1; x++)
1715{
1716for (i=0; i<num_outputs; i++)
1717{
1718if (entries[i].type == TYPE_GROUPED)
1719{
1720continue;
1721}
1722// if type is TMDS, the prior output is ANALOG
1723// we always group ANALOG and TMDS
1724// if there is a TV output after TMDS, we group it to that channel as well
1725if (i && entries[i].type == 0x2)
1726{
1727switch (x)
1728{
1729case 0:
1730//DBG("group channel 1\n");
1731channel1 |= ( 0x1 << entries[i].index );
1732entries[i].type = TYPE_GROUPED;
1733
1734if (entries[i-1].type == 0x0)
1735{
1736channel1 |= ( 0x1 << entries[i-1].index );
1737entries[i-1].type = TYPE_GROUPED;
1738}
1739// group TV as well if there is one
1740if ( ((i+1) < num_outputs) && (entries[i+1].type == 0x1) )
1741{
1742//DBG("group tv1\n");
1743channel1 |= ( 0x1 << entries[i+1].index );
1744entries[i+1].type = TYPE_GROUPED;
1745}
1746break;
1747
1748case 1:
1749//DBG("group channel 2 : %d\n", i);
1750channel2 |= ( 0x1 << entries[i].index );
1751entries[i].type = TYPE_GROUPED;
1752
1753if (entries[i - 1].type == 0x0) {
1754channel2 |= ( 0x1 << entries[i-1].index );
1755entries[i-1].type = TYPE_GROUPED;
1756}
1757// group TV as well if there is one
1758if ( ((i+1) < num_outputs) && (entries[i+1].type == 0x1) )
1759{
1760//DBG("group tv2\n");
1761channel2 |= ( 0x1 << entries[i+1].index);
1762entries[i+1].type = TYPE_GROUPED;
1763}
1764break;
1765default:
1766break;
1767
1768}
1769break;
1770}
1771}
1772}
1773}
1774
1775// if we have left ungrouped outputs merge them to the empty channel
1776togroup = &channel2; // = (channel1 ? (channel2 ? NULL : &channel2) : &channel1);
1777
1778for (i = 0; i < num_outputs; i++)
1779{
1780if (entries[i].type != TYPE_GROUPED)
1781{
1782//DBG("%d not grouped\n", i);
1783if (togroup)
1784{
1785*togroup |= ( 0x1 << entries[i].index);
1786}
1787entries[i].type = TYPE_GROUPED;
1788}
1789}
1790
1791if (channel1 > channel2)
1792{
1793uint8_t buff = channel1;
1794channel1 = channel2;
1795channel2 = buff;
1796}
1797
1798default_NVCAP[6] = channel1;
1799default_NVCAP[8] = channel2;
1800
1801// patching HEADS
1802for (i = 0; i < num_outputs; i++)
1803{
1804if (channel1 & (1 << i))
1805{
1806*entries[i].heads = 1;
1807}
1808else if(channel2 & (1 << i))
1809{
1810*entries[i].heads = 2;
1811}
1812}
1813return (has_lvds ? PATCH_ROM_SUCCESS_HAS_LVDS : PATCH_ROM_SUCCESS);
1814}
1815
1816static char *get_nvidia_model(uint32_t device_id, uint32_t subsys_id)
1817{
1818int i, j;
1819
1820// First check in the plist, (for e.g this can override any hardcoded devices)
1821cardList_t * nvcard = FindCardWithIds(device_id, subsys_id);
1822if (nvcard)
1823{
1824if (nvcard->model)
1825{
1826return nvcard->model;
1827}
1828}
1829
1830//ErmaC added selector for Chameleon "old" style in System Profiler
1831if (getBoolForKey(kNvidiaGeneric, &showGeneric, &bootInfo->chameleonConfig))
1832{
1833verbose("NvidiaGeneric = Yes\n");
1834
1835for (i = 1; i < (sizeof(nvidia_card_generic) / sizeof(nvidia_card_generic[0])); i++)
1836{
1837if (nvidia_card_generic[i].device == device_id)
1838{
1839return nvidia_card_generic[i].name;
1840}
1841}
1842return nvidia_card_generic[0].name;
1843}
1844
1845// Then check the exceptions table
1846if (subsys_id)
1847{
1848for (i = 0; i < (sizeof(nvidia_card_exceptions) / sizeof(nvidia_card_exceptions[0])); i++)
1849{
1850if ((nvidia_card_exceptions[i].device == device_id) && (nvidia_card_exceptions[i].subdev == subsys_id))
1851{
1852return nvidia_card_exceptions[i].name;
1853}
1854}
1855}
1856
1857// At last try the generic names
1858for (i = 1; i < (sizeof(nvidia_card_generic) / sizeof(nvidia_card_generic[0])); i++)
1859{
1860if (nvidia_card_generic[i].device == device_id)
1861{
1862if (subsys_id)
1863{
1864for (j = 0; j < (sizeof(nvidia_card_vendors) / sizeof(nvidia_card_vendors[0])); j++)
1865{
1866if (nvidia_card_vendors[j].device == (subsys_id & 0xffff0000))
1867{
1868snprintf(generic_name, 128, "%s %s", // sizeof(generic_name), "%s %s",
1869nvidia_card_vendors[j].name, nvidia_card_generic[i].name);
1870return &generic_name[0];
1871}
1872}
1873}
1874return nvidia_card_generic[i].name;
1875}
1876}
1877return nvidia_card_generic[0].name;
1878}
1879
1880static uint32_t load_nvidia_bios_file(const char *filename, uint8_t **buf)
1881{
1882int fd;
1883int size;
1884
1885if ((fd = open_bvdev("bt(0,0)", filename, 0)) < 0)
1886{
1887return 0;
1888}
1889
1890size = file_size(fd);
1891
1892if (size)
1893{
1894*buf = malloc(size);
1895size = read(fd, (char *)buf, size);
1896}
1897close(fd);
1898
1899return size > 0 ? size : 0;
1900}
1901
1902static int devprop_add_nvidia_template(struct DevPropDevice *device)
1903{
1904char tmp[16];
1905
1906if (!device)
1907return 0;
1908
1909if (!DP_ADD_TEMP_VAL(device, nvidia_compatible_0))
1910{
1911return 0;
1912}
1913
1914if (!DP_ADD_TEMP_VAL(device, nvidia_device_type_0))
1915{
1916return 0;
1917}
1918
1919if (!DP_ADD_TEMP_VAL(device, nvidia_name_0))
1920{
1921return 0;
1922}
1923
1924if (!DP_ADD_TEMP_VAL(device, nvidia_compatible_1))
1925{
1926return 0;
1927}
1928
1929if (!DP_ADD_TEMP_VAL(device, nvidia_device_type_1))
1930{
1931return 0;
1932}
1933
1934if (!DP_ADD_TEMP_VAL(device, nvidia_name_1))
1935{
1936return 0;
1937}
1938
1939if (devices_number == 1)
1940{
1941if (!DP_ADD_TEMP_VAL(device, nvidia_device_type_parent))
1942{
1943return 0;
1944}
1945}
1946else
1947{
1948if (!DP_ADD_TEMP_VAL(device, nvidia_device_type_child))
1949{
1950return 0;
1951}
1952}
1953
1954// Rek : Dont use sprintf return, it does not WORK !! our custom sprintf() always return 0!
1955// len = sprintf(tmp, "Slot-%x", devices_number);
1956snprintf(tmp, sizeof(tmp), "Slot-%x",devices_number);
1957devprop_add_value(device, "AAPL,slot-name", (uint8_t *) tmp, strlen(tmp));
1958devices_number++;
1959
1960return 1;
1961}
1962
1963unsigned long long mem_detect(volatile uint8_t *regs, uint8_t nvCardType, pci_dt_t *nvda_dev, uint32_t device_id, uint32_t subsys_id)
1964{
1965uint64_t vram_size = 0;
1966// unsigned long long vram_size = 0;
1967
1968// First check if any value exist in the plist
1969cardList_t * nvcard = FindCardWithIds(device_id, subsys_id);
1970if (nvcard)
1971{
1972if (nvcard->videoRam > 0)
1973{
1974vram_size = nvcard->videoRam * 1024 * 1024;
1975
1976return vram_size;
1977}
1978}
1979
1980// Then, Workaround for 9600M GT, GT 210/420/430/440/525M/540M & GTX 560M
1981switch (nvda_dev->device_id)
1982{
1983case 0x0647: // 9600M GT 0647
1984vram_size = 512*1024*1024;
1985break;
1986case 0x0649:// 9600M GT 0649
1987// 10DE06491043202D 1GB VRAM
1988if (((nvda_dev->subsys_id.subsys.vendor_id << 16) | nvda_dev->subsys_id.subsys.device_id) == 0x1043202D )
1989{
1990vram_size = 1024*1024*1024;
1991}
1992break;
1993case 0x0A65: // GT 210
1994case 0x0DE0: // GT 440
1995case 0x0DE1: // GT 430
1996case 0x0DE2: // GT 420
1997case 0x0DEC: // GT 525M 0DEC
1998vram_size = 1024*1024*1024;
1999break;
2000case 0x0DE9: // GT 630M
2001// 10DE0DE9103C181D 1GB VRAM
2002if (((nvda_dev->subsys_id.subsys.vendor_id << 16) | nvda_dev->subsys_id.subsys.device_id) == 0x103C181D )
2003{
2004vram_size = 1024*1024*1024;
2005}
2006break;
2007case 0x0DF4: // GT 540M
2008case 0x0DF5: // GT 525M 0DF5
2009vram_size = 1024*1024*1024;
2010break;
2011case 0x0F00:// GT 630
2012// 10DE0F0014583544 2GB VRAM
2013//if (((nvda_dev->subsys_id.subsys.vendor_id << 16) | nvda_dev->subsys_id.subsys.device_id) == 0x14583544 )
2014//{
2015vram_size = -2147483648UL; // 2147483648;
2016//}
2017break;
2018case 0x11C6:// GTX650TI 11C6
2019// 10DE11C61043842A 1GB VRAM
2020if (((nvda_dev->subsys_id.subsys.vendor_id << 16) | nvda_dev->subsys_id.subsys.device_id) == 0x1043842A )
2021{
2022vram_size = 1024*1024*1024;
2023}
2024break;
2025case 0x1251: // GTX 560M
2026vram_size = 1536*1024*1024;
2027break;
2028default:
2029break;
2030}
2031
2032if (!vram_size)
2033{
2034// Finally, if vram_size still not set do the calculation with our own method
2035if (nvCardType < NV_ARCH_50)
2036{
2037vram_size = (uint64_t)(REG32(NV04_PFB_FIFO_DATA));
2038vram_size &= NV10_PFB_FIFO_DATA_RAM_AMOUNT_MB_MASK;
2039}
2040else if (nvCardType < NV_ARCH_C0)
2041{
2042vram_size = (uint64_t)(REG32(NV04_PFB_FIFO_DATA));
2043vram_size |= (vram_size & 0xff) << 32;
2044vram_size &= 0xffffffff00ll;
2045}
2046else
2047{ // >= NV_ARCH_C0
2048vram_size = REG32(NVC0_MEM_CTRLR_RAM_AMOUNT) << 20;
2049vram_size *= REG32(NVC0_MEM_CTRLR_COUNT);
2050}
2051}
2052DBG("mem_detected %ld\n", vram_size);
2053return vram_size;
2054}
2055
2056static uint8_t connector_type_1[]= {0x00, 0x08, 0x00, 0x00};
2057
2058static bool checkNvRomSig(uint8_t * aRom)
2059{
2060return aRom != NULL && (aRom[0] == 0x55 && aRom[1] == 0xaa);
2061}
2062
2063bool setup_nvidia_devprop(pci_dt_t *nvda_dev)
2064{
2065struct DevPropDevice*device= NULL;
2066char*devicepath= NULL;
2067option_rom_pci_header_t*rom_pci_header;
2068volatile uint8_t*regs;
2069uint8_t*rom= NULL;
2070uint8_tnvCardType= 0;
2071uint64_tvideoRam= 0;
2072uint32_tnvBiosOveride;
2073uint32_tbar[7];
2074uint32_tboot_display= 0;
2075intnvPatch = 0;
2076intlen;
2077charbiosVersion[64];
2078charnvFilename[64];
2079charkNVCAP[12];
2080char*model= NULL;
2081const char*value;
2082
2083fill_card_list();
2084
2085devicepath = get_pci_dev_path(nvda_dev);
2086bar[0] = pci_config_read32(nvda_dev->dev.addr, 0x10 );
2087regs = (uint8_t *) (bar[0] & ~0x0f);
2088
2089// get card type
2090nvCardType = (REG32(0) >> 20) & 0x1ff;
2091
2092model = get_nvidia_model(((nvda_dev->vendor_id << 16) | nvda_dev->device_id),((nvda_dev->subsys_id.subsys.vendor_id << 16) | nvda_dev->subsys_id.subsys.device_id));
2093
2094// Amount of VRAM in kilobytes
2095videoRam = mem_detect(regs, nvCardType, nvda_dev,((nvda_dev->vendor_id << 16) | nvda_dev->device_id),((nvda_dev->subsys_id.subsys.vendor_id << 16) | nvda_dev->subsys_id.subsys.device_id) );
2096
2097snprintf(nvFilename, sizeof(nvFilename), "/Extra/%04x_%04x.rom", (uint16_t)nvda_dev->vendor_id, (uint16_t)nvda_dev->device_id);
2098
2099if (getBoolForKey(kUseNvidiaROM, &doit, &bootInfo->chameleonConfig) && doit)
2100{
2101verbose("Looking for nvidia video bios file %s\n", nvFilename);
2102nvBiosOveride = load_nvidia_bios_file(nvFilename, &rom);
2103
2104if (nvBiosOveride > 0)
2105{
2106verbose("Using nVidia Video BIOS File %s (%d Bytes)\n", nvFilename, nvBiosOveride);
2107DBG("%s Signature 0x%02x%02x %d bytes\n", nvFilename, rom[0], rom[1], nvBiosOveride);
2108}
2109else
2110{
2111printf("ERROR: unable to open nVidia Video BIOS File %s\n", nvFilename);
2112free(rom);
2113return false;
2114}
2115}
2116else
2117{
2118uint8_t*nvRom;
2119rom = malloc(NVIDIA_ROM_SIZE);
2120// Otherwise read bios from card
2121nvBiosOveride = 0;
2122
2123// PROM first
2124// Enable PROM access
2125(REG32(NV_PBUS_PCI_NV_20)) = NV_PBUS_PCI_NV_20_ROM_SHADOW_DISABLED;
2126
2127nvRom = (uint8_t*)&regs[NV_PROM_OFFSET];
2128
2129// Valid Signature ?
2130if (checkNvRomSig(nvRom))
2131{
2132bcopy((uint8_t *)nvRom, rom, NVIDIA_ROM_SIZE);
2133DBG("PROM Address 0x%x Signature 0x%02x%02x\n", nvRom, rom[0], rom[1]);
2134}
2135else
2136{
2137
2138// disable PROM access
2139(REG32(NV_PBUS_PCI_NV_20)) = NV_PBUS_PCI_NV_20_ROM_SHADOW_ENABLED;
2140
2141//PRAM next
2142nvRom = (uint8_t*)&regs[NV_PRAMIN_OFFSET];
2143
2144if(checkNvRomSig(nvRom))
2145{
2146bcopy((uint32_t *)nvRom, rom, NVIDIA_ROM_SIZE);
2147DBG("PRAM Address 0x%x Signature 0x%02x%02x\n", nvRom, rom[0], rom[1]);
2148}
2149else
2150{
2151// 0xC0000 last
2152bcopy((char *)0xc0000, rom, NVIDIA_ROM_SIZE);
2153
2154// Valid Signature ?
2155if (!checkNvRomSig(rom))
2156{
2157printf("ERROR: Unable to locate nVidia Video BIOS\n");
2158return false;
2159}
2160else
2161{
2162 DBG("ROM Address 0x%x Signature 0x%02x%02x\n", nvRom, rom[0], rom[1]);
2163 }
2164 }//end PRAM check
2165 }//end PROM check
2166 }//end load rom from bios
2167
2168if ((nvPatch = patch_nvidia_rom(rom)) == PATCH_ROM_FAILED)
2169{
2170printf("ERROR: nVidia ROM Patching Failed!\n");
2171free(rom);
2172return false;
2173}
2174
2175rom_pci_header = (option_rom_pci_header_t*)(rom + *(uint16_t *)&rom[24]);
2176
2177// check for 'PCIR' sig
2178if (rom_pci_header->signature == 0x50434952)
2179{
2180if (rom_pci_header->device_id != nvda_dev->device_id)
2181{
2182// Get Model from the OpROM
2183model = get_nvidia_model(((rom_pci_header->vendor_id << 16) | rom_pci_header->device_id), 0);
2184
2185// Get VRAM again
2186videoRam = mem_detect(regs, nvCardType, nvda_dev, ((rom_pci_header->vendor_id << 16) | rom_pci_header->device_id), 0);
2187
2188}
2189else
2190{
2191printf("nVidia incorrect PCI ROM signature: 0x%x\n", rom_pci_header->signature);
2192}
2193}
2194
2195verbose("%s %dMB NV%02x [%04x:%04x]-[%04x:%04x] :: %s device number: %d\n",
2196model, (uint32_t)(videoRam / 1024 / 1024),
2197(REG32(0) >> 20) & 0x1ff, nvda_dev->vendor_id, nvda_dev->device_id,
2198nvda_dev->subsys_id.subsys.vendor_id, nvda_dev->subsys_id.subsys.device_id,
2199devicepath, devices_number);
2200
2201if (!string)
2202{
2203string = devprop_create_string();
2204}
2205
2206device = devprop_add_device(string, devicepath);
2207
2208/* FIXME: for primary graphics card only */
2209boot_display = 1;
2210if (devices_number == 1)
2211{
2212devprop_add_value(device, "@0,AAPL,boot-display", (uint8_t *)&boot_display, 4);
2213}
2214
2215if (getBoolForKey(kUseIntelHDMI, &doit, &bootInfo->chameleonConfig) && doit)
2216{
2217devprop_add_value(device, "hda-gfx", (uint8_t *)"onboard-2", 10);
2218}
2219else
2220{
2221devprop_add_value(device, "hda-gfx", (uint8_t *)"onboard-1", 10);
2222}
2223
2224if (nvPatch == PATCH_ROM_SUCCESS_HAS_LVDS)
2225{
2226uint8_t built_in = 0x01;
2227devprop_add_value(device, "@0,built-in", &built_in, 1);
2228}
2229
2230// get bios version
2231const int MAX_BIOS_VERSION_LENGTH = 32;
2232char* version_str = (char*)malloc(MAX_BIOS_VERSION_LENGTH);
2233
2234memset(version_str, 0, MAX_BIOS_VERSION_LENGTH);
2235
2236int i, version_start;
2237int crlf_count = 0;
2238
2239// only search the first 384 bytes
2240for (i = 0; i < 0x180; i++)
2241{
2242if (rom[i] == 0x0D && rom[i+1] == 0x0A)
2243{
2244crlf_count++;
2245// second 0x0D0A was found, extract bios version
2246if (crlf_count == 2)
2247{
2248if (rom[i-1] == 0x20) i--; // strip last " "
2249
2250for (version_start = i; version_start > (i-MAX_BIOS_VERSION_LENGTH); version_start--)
2251{
2252// find start
2253if (rom[version_start] == 0x00)
2254{
2255version_start++;
2256
2257// strip "Version "
2258if (strncmp((const char*)rom+version_start, "Version ", 8) == 0)
2259{
2260version_start += 8;
2261}
2262
2263strncpy(version_str, (const char*)rom+version_start, i-version_start);
2264break;
2265}
2266}
2267break;
2268}
2269}
2270}
2271
2272snprintf(biosVersion, sizeof(biosVersion), "%s", (nvBiosOveride > 0) ? nvFilename : version_str);
2273snprintf(kNVCAP, sizeof(kNVCAP), "NVCAP_%04x", nvda_dev->device_id);
2274
2275if (getValueForKey(kNVCAP, &value, &len, &bootInfo->chameleonConfig) && len == NVCAP_LEN * 2)
2276{
2277uint8_t new_NVCAP[NVCAP_LEN];
2278
2279if (hex2bin(value, new_NVCAP, NVCAP_LEN) == 0)
2280{
2281verbose("Using user supplied NVCAP for %s :: %s\n", model, devicepath);
2282memcpy(default_NVCAP, new_NVCAP, NVCAP_LEN);
2283}
2284}
2285
2286if (getValueForKey(kDcfg0, &value, &len, &bootInfo->chameleonConfig) && len == DCFG0_LEN * 2)
2287{
2288uint8_t new_dcfg0[DCFG0_LEN];
2289
2290if (hex2bin(value, new_dcfg0, DCFG0_LEN) == 0)
2291{
2292memcpy(default_dcfg_0, new_dcfg0, DCFG0_LEN);
2293
2294verbose("Using user supplied @0,display-cfg\n");
2295printf("@0,display-cfg: %02x%02x%02x%02x\n",
2296 default_dcfg_0[0], default_dcfg_0[1], default_dcfg_0[2], default_dcfg_0[3]);
2297}
2298}
2299
2300if (getValueForKey(kDcfg1, &value, &len, &bootInfo->chameleonConfig) && len == DCFG1_LEN * 2)
2301{
2302uint8_t new_dcfg1[DCFG1_LEN];
2303
2304if (hex2bin(value, new_dcfg1, DCFG1_LEN) == 0)
2305{
2306memcpy(default_dcfg_1, new_dcfg1, DCFG1_LEN);
2307
2308verbose("Using user supplied @1,display-cfg\n");
2309printf("@1,display-cfg: %02x%02x%02x%02x\n",
2310 default_dcfg_1[0], default_dcfg_1[1], default_dcfg_1[2], default_dcfg_1[3]);
2311}
2312}
2313
2314#if DEBUG_NVCAP
2315printf("NVCAP: %02x%02x%02x%02x-%02x%02x%02x%02x-%02x%02x%02x%02x-%02x%02x%02x%02x-%02x%02x%02x%02x\n",
2316default_NVCAP[0], default_NVCAP[1], default_NVCAP[2], default_NVCAP[3],
2317default_NVCAP[4], default_NVCAP[5], default_NVCAP[6], default_NVCAP[7],
2318default_NVCAP[8], default_NVCAP[9], default_NVCAP[10], default_NVCAP[11],
2319default_NVCAP[12], default_NVCAP[13], default_NVCAP[14], default_NVCAP[15],
2320default_NVCAP[16], default_NVCAP[17], default_NVCAP[18], default_NVCAP[19]);
2321#endif
2322
2323devprop_add_nvidia_template(device);
2324devprop_add_value(device, "NVCAP", default_NVCAP, NVCAP_LEN);
2325devprop_add_value(device, "NVPM", default_NVPM, NVPM_LEN);
2326devprop_add_value(device, "VRAM,totalsize", (uint8_t*)&videoRam, 4);
2327devprop_add_value(device, "model", (uint8_t*)model, strlen(model) + 1);
2328devprop_add_value(device, "rom-revision", (uint8_t*)biosVersion, strlen(biosVersion) + 1);
2329devprop_add_value(device, "@0,display-cfg", default_dcfg_0, DCFG0_LEN);
2330devprop_add_value(device, "@1,display-cfg", default_dcfg_1, DCFG1_LEN);
2331
2332/******************** Added Marchrius.**********************/
2333// For the AppleBacklightDisplay //
2334/***********************************************************/
2335if (getBoolForKey(kEnableBacklight, &doit, &bootInfo->chameleonConfig) && doit)
2336{
2337uint8_t AAPL_value[] = {0x01, 0x00, 0x00, 0x00}; //Is the same for all
2338devprop_add_value(device, "AAPL,HasPanel", AAPL_value, 4);
2339devprop_add_value(device, "AAPL,Haslid", AAPL_value, 4);
2340devprop_add_value(device, "AAPL,backlight-control", AAPL_value, 4);
2341devprop_add_value(device, "@0,backlight-control", AAPL_value, 4);
2342}
2343/************************** End ****************************/
2344
2345/***********************************************************/
2346// For the DualLink //
2347/***********************************************************/
2348if (getBoolForKey(kEnableDualLink, &doit, &bootInfo->chameleonConfig) && doit)
2349{
2350uint8_t AAPL00_value[] = {0x01, 0x00, 0x00, 0x00};
2351devprop_add_value(device, "AAPL00,DualLink", AAPL00_value, 4);
2352}
2353/************************** End ****************************/
2354
2355/************************ HDMI Audio ***********************/
2356doit = false;
2357//http://forge.voodooprojects.org/p/chameleon/issues/67/
2358if(getBoolForKey(kEnableHDMIAudio, &doit, &bootInfo->chameleonConfig) && doit)
2359{
2360devprop_add_value(device, "@1,connector-type",connector_type_1, 4);
2361}
2362/************************ End Audio *************************/
2363
2364if (getBoolForKey(kVBIOS, &doit, &bootInfo->chameleonConfig) && doit)
2365{
2366devprop_add_value(device, "vbios", rom, (nvBiosOveride > 0) ? nvBiosOveride : (rom[2] * 512));
2367}
2368
2369stringdata = malloc(sizeof(uint8_t) * string->length);
2370memcpy(stringdata, (uint8_t*)devprop_generate_string(string), string->length);
2371stringlength = string->length;
2372
2373free(version_str);
2374free(rom);
2375return true;
2376}
2377

Archive Download this file

Revision: HEAD